An FPGA implementation and performance analysis between radix-2 and radix-4 of 4096 point FFT

Citation

Abbas, Zaid Ali and Sulaiman, Nasri and Md Yunus, Nurul Amziah and Wan Hasan, Wan Zuha and Ahmed, Mohammed K. (2018) An FPGA implementation and performance analysis between radix-2 and radix-4 of 4096 point FFT. In: 2018 IEEE 5th International Conference on Smart Instrumentation, Measurement and Applications (ICSIMA 2018), 28-30 Nov. 2018, Songkla, Thailand. .

Abstract

The rapid grown in wireless 4G and 5G technology push to the edge to high input data processing. High input data processing required advance Orthogonal Frequency Division Multiplexing (OFDM). The main block in any OFDM transceiver is the Fast Fourier Transform (FFT). FFT consider the transformation bridge between the time and frequency domains. In this research an implementation and direct analysis between radix-2 and radix-4 FFT algorithms presented. Memory-based architecture adopted for the all algorithms. The entire algorithm designed by Altera Quartus II and synthesis for Altera DE2-70 field programmable gate arrays (FPGA) board, in order to investigate and determine the desired algorithm based on the application used for and the system requirement.

Download File

Preview

Text (Abstract)
An FPGA implementation and performance analysis between radix-2 and radix-4 of 4096 point FFT.pdf
Download (36kB) | Preview

Additional Metadata

Item Type:	Conference or Workshop Item (Paper)
Divisions:	Faculty of Engineering
DOI Number:	https://doi.org/10.1109/ICSIMA.2018.8688777
Publisher:	IEEE
Keywords:	FFT; Radix-2; Radix-4; FPGA; Memory-based architecture
Depositing User:	Nabilah Mustapa
Date Deposited:	10 May 2019 08:27
Last Modified:	10 May 2019 08:27
Altmetrics:	http://www.altmetric.com/details.php?domain=psasir.upm.edu.my&doi=10.1109/ICSIMA.2018.8688777
URI:	http://psasir.upm.edu.my/id/eprint/68246
Statistic Details:	View Download Statistic

Actions (login required)

View Item