UPM Institutional Repository

A new cascaded multilevel inverter topology with minimum number of conducting switches


Citation

Mohamad, Ahmad Syukri and Mariun, Norman and Sulaiman, Nasri and Mohd Radzi, Mohd Amran (2014) A new cascaded multilevel inverter topology with minimum number of conducting switches. In: 2014 IEEE Innovative Smart Grid Technologies - Asia (ISGT ASIA), 20-23 May 2014, Berjaya Times Square Hotel, Kuala Lumpur, Malaysia. (pp. 164-169).

Abstract

There are many advantages of the cascaded multilevel inverter such as low voltage stress for each switching device and higher power quality. The main drawback for this type of inverter is the high number of switching device it needs in an installation. In order to reduce total harmonics distortion (THD) of the output voltage waveform, the number of output voltage level need to be increased, hence the higher number of switching devices. This subsequently increases the installation cost, inverter circuit size and power losses - in the form of heat and voltage losses in the inverter circuit. In this paper a new cascaded multilevel inverter topology is proposed with a minimum number of switching devices and driver circuits needed. The proposed new topology also needs to turn on only three switching devices at any operation time for any output voltage level configurations. The new cascaded multilevel inverter topology validity is verified by the simulation and experimental results of a prototype single phase 41-level inverter. The prototype inverter can also be designed to supply a load with a specific power factor requirement.


Download File

[img]
Preview
Text (Abstract)
A new cascaded multilevel inverter topology with minimum number of conducting switches.pdf

Download (35kB) | Preview

Additional Metadata

Item Type: Conference or Workshop Item (Paper)
Divisions: Centre for Advanced Power and Energy Research
Faculty of Engineering
DOI Number: https://doi.org/10.1109/ISGT-Asia.2014.6873783
Publisher: IEEE
Keywords: Multilevel inverter; Reduced switching devices; Minimum conducting switches; MOSFET; Low THD
Depositing User: Nabilah Mustapa
Date Deposited: 12 Jun 2019 07:37
Last Modified: 12 Jun 2019 07:37
Altmetrics: http://www.altmetric.com/details.php?domain=psasir.upm.edu.my&doi=10.1109/ISGT-Asia.2014.6873783
URI: http://psasir.upm.edu.my/id/eprint/69211
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item