UPM Institutional Repository

Sigma-delta analog to digital converter on field programmable gate array


Citation

Hamadani, Maral Faghani (2015) Sigma-delta analog to digital converter on field programmable gate array. Masters thesis, Universiti Putra Malaysia.

Abstract

Integrating analog to digital converter (ADC) in single system on chip (SoC) is a significant demand for portable electronic applications. Most of the input sources are in analog while the processing are in digital. ADC can be implemented in FPGA utilizing low voltage differential signaling (LVDS) available on the board. Sigmadelta ADC (SD ADC) is the best choice to be embedded in FPGA because it demands for less analog components. Integrating SD ADC in FPGA will cause to have quantization noise inside interested bandwidth which diminishes the effective number of bit (ENOB) and signal to noise and distortion (SINAD). In order to compensate the quantization noise, multi stages digital filter and high order FIR filter can be used. However, it occupies a considerable amount of logic elements (LEs) in FPGA that limits the space for main digital functions after ADC. Noise shaper sigma-delta modulator (SDM) in conjunction with hardware efficient digital filter (cascaded integrator comb, CIC) will provide not only less noise and less LE usage,but it also improves the ENOB and SINAD of the output digitized signal. The noise shaper SDM is implemented with its maximum integration. In general, the first order SD ADC consists of SD modulator (SDM), digital filter and decimation stage. Three architectures of 1st order SD ADC are implemented in FPGA in this work with different SDM and digital filter topologies but with the same complexity. The functionality of the SD ADC structure is written in verilog hardware description language (HDL). The evaluation is held in Altera Cyclone II FPGA chip on a Development and Education I (DE I) board. Comparing all the structures, it is found that noise shaper SDM with sinc filter order 2 gave the best result. The result of the 8-bit SD ADC achieves high SINAD of [45.14 dB – 39.57 dB] and ENOB of [7.21 –6.28] bits in operative frequency bandwidth of 10 kHz. This work improves the SINAD by approximately 8.3 dB, as well as improves the ENOB by 1.37 bits increase.


Download File

[img]
Preview
Text
FK 2015 185IR.pdf

Download (1MB) | Preview

Additional Metadata

Item Type: Thesis (Masters)
Subject: Field programmable gate arrays
Subject: Analog-to-digital converters - Design and construction
Call Number: FK 2015 185
Chairman Supervisor: Maryam Mohd Isa, PhD
Divisions: Faculty of Engineering
Depositing User: Haridan Mohd Jais
Date Deposited: 24 Sep 2018 03:21
Last Modified: 24 Sep 2018 03:21
URI: http://psasir.upm.edu.my/id/eprint/65503
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item