

UNIVERSITI PUTRA MALAYSIA


SIGMA-DELTA ANALOG TO DIGITAL CONVERTER ON FIELD PROGRAMMABLE GATE ARRAY

MARAL FAGHANI HAMADANI

FK 2015 185



SIGMA-DELTA ANALOG TO DIGITAL CONVERTER ON FIELD PROGRAMMABLE GATE ARRAY




Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia, in Fulfilment of the Requirements for the Degree of Master of Science

All material contained within the thesis, including without limitation text, logos, icons, photographs and all other artwork, is copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from the copyright holder. Commercial use of material may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright © Universiti Putra Malaysia





Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment of the requirement for the degree of Master of Science

SIGMA-DELTA ANALOG TO DIGITAL CONVERTER ON FIELD PROGRAMMABLE GATE ARRAY

By

MARAL FAGHANI HAMADANI

February 2015

Chairman: Maryam Mohd Isa, PhD

Faculty: Engineering

Integrating analog to digital converter (ADC) in single system on chip (SoC) is a significant demand for portable electronic applications. Most of the input sources are in analog while the processing are in digital. ADC can be implemented in FPGA utilizing low voltage differential signaling (LVDS) available on the board. Sigmadelta ADC (SD ADC) is the best choice to be embedded in FPGA because it demands for less analog components. Integrating SD ADC in FPGA will cause to have quantization noise inside interested bandwidth which diminishes the effective number of bit (ENOB) and signal to noise and distortion (SINAD). In order to compensate the quantization noise, multi stages digital filter and high order FIR filter can be used. However, it occupies a considerable amount of logic elements (LEs) in FPGA that limits the space for main digital functions after ADC. Noise shaper sigma-delta modulator (SDM) in conjunction with hardware efficient digital filter (cascaded integrator comb, CIC) will provide not only less noise and less LE usage, but it also improves the ENOB and SINAD of the output digitized signal. The noise shaper SDM is implemented with its maximum integration. In general, the first order SD ADC consists of SD modulator (SDM), digital filter and decimation stage. Three architectures of 1st order SD ADC are implemented in FPGA in this work with different SDM and digital filter topologies but with the same complexity.

The functionality of the SD ADC structure is written in verilog hardware description language (HDL). The evaluation is held in Altera Cyclone II FPGA chip on a Development and Education I (DE I) board. Comparing all the structures, it is found that noise shaper SDM with sinc filter order 2 gave the best result. The result of the 8-bit SD ADC achieves high SINAD of [45.14 dB – 39.57 dB] and ENOB of [7.21 – 6.28] bits in operative frequency bandwidth of 10 kHz. This work improves the SINAD by approximately 8.3 dB, as well as improves the ENOB by 1.37 bits increase.

ANALOG SIGMA-DELTA KEPADA PENUKAR DIGITAL PADA TATASUSUNAN PINTU MEDAN BOLEH

Oleh

MARAL FAGHANI HAMADANI

Februari 2015


Pengerusi: Maryam Mohd Isa, PhD

Fakulti: Kejuruteraan

Penyatuan penukar analog kepada digital (ADC) di dalam cip tunggal ke atas cip (SoC) adalah menjadi sesuatu yang penting dalam aplikasi elektronik mudah-alih. Kebanyakan masukan dalam aplikasi elektronik adalah dalam analog manakala pemprosesan adalah dalam bentuk digital. ADC boleh dilaksana di dalam tatasunan medan boleh program pintu (FPGA) menggunakan perbezaan isyarat voltan rendah (LVDS) yang ada pada papan. ADC sigma-delta (SD ADC) adalah pilihan terbaik untuk dibenam ke dalam FGPA kerana ia hanya memerlukan sedikit sahaja analog komponen. Persepaduan SD ADC dalam FGPA akan mengakibatkan hingar pengkuantum dalam jalur lebar yang tertentu yang seterusnya akan menghilangkan beberapa bit (ENOB) dan isyarat kepada hingar dan herotan (SINAD). Untuk mengimbangi pengkuantuman hingar, penapis digital pelbagai tertib dan penapis FIR tertib tinggi boleh digunapakai. Namun begitu, ia menggunakan beberapa elemen logik (LEs) dalam FGPA yang menghadkan ruang untuk fungsi-fungsi digital utama selepas ADC. Pembentuk hingar pemodulat sigma-delta (SDM) yang digunakan bersama dengan perisian efisien penapis digital (sesikat pengkamir melata, CIC) bukan sahaja akan mengeluarkan sedikit sahaja hingar dan kurang penggunaan LE, tetapi ia juga memperbaiki kedua-dua ENOB dan SINAD isyarat pendigitalan output. Pembentuk hingar SDM dilaksana untuk persepaduan maksimum. Secara umum, tertib pertama SD ADC mengandungi pemodulat SD (SDM), penapis digital dan peringkat perpuluhan. Tiga senibina tertib pertama SD ADC telah dilaksanakan di dalam FPGA telah dijalankan dalam kajian ini, dengan pelbagai topologi SDM dan penapis digital tetapi pada kompleksiti yang sama. Membandingkan struktur yang dicadangkan dengan dua struktur lain membuktikan bahawa struktur cadangan mempunyai kefungsian rekaan baru yang lebih baik dan dengan mengambil kira pengintegrasian yang maksimum.

Keberangkapan struktur SD ADC telah ditulis dalam bahasa perihalan perkakasan verilog (HDL). Penilaian telah dijalankan menggunakan cip Altera Cyclone II FPGA ke atas papan pembangunan dan pendidikan I (DE I). Perbandingan ke semua struktur, menunjukkan bahawa pembentuk hingar SDM dengan penapis sinc tertib 2

menunjukkan keputusan terbaik. Keputusan 8-bit SD ADC mencapai bit-bit SINAD [45.14 dB - 39.57 dB] dan ENOB [7.21 - 6.28] dalam frekuensi operasi jalur lebar berjumlah 10 kHz. Kajian ini memperbaiki SINAD sebanyak kira-kira 8.3 dB, dan juga memperbaiki ENOB melalui peningkatan sebanyak 1.37 bit.



ACKNOWLEDGEMENTS

First and foremost, praises and thanks to the **GOD**, the Almighty and only creator, for his guidance, will and shower of blessing throughout my research work that cause the successful accomplishment of this research

My sincere gratitude goes to my supervisor Dr.Maryam Mohd Isa for her invaluable guidance, her patience and support throughout my graduate study at University Putra Malaysia. Without her encouragement and patient support, this work would not have been completed.

Furthermore, my thanks extend to the other members of committee, Dr.Mohd Nizar B Hamidon, during my laboratory experiments he was always ready to provide me any equipment needed to proceed my work.

I am deeply grateful to my husband, for his endless support and kindness through the most difficult time during my graduate program. His love and friendship made my life a joyful trip.

Also I would like to thank my lovely parents for their unfailing love, support, encouraging and always concern and pray for my success in every level of my life.

I certify that a Thesis Examination Committee has met on 5 February 2015 to conduct the final examination of Maral Faghani Hamadani on her thesis entitled "Sigma-Delta Analog to Digital Converter on Field Programmable Gate Array" in accordance with the Universities and University Colleges Act 1971 and the Constitution of the Universiti Putra Malaysia [P.U.(A) 106] 15 March 1998. The Committee recommends that the student be awarded the Master of Science.

Members of the Thesis Examination Committee were as follows:

Nasri bin Sulaiman, PhD

Senior Lecturer Faculty of Engineering Universiti Putra Malaysia (Chairman)

Roslina bt Mohd Sidek, PhD

Associate Professor Faculty of Engineering Universiti Putra Malaysia (Internal Examiner)

Wan Zuha b Wan Hasan, PhD

Associate Professor Faculty of Engineering Universiti Putra Malaysia (Internal Examiner)

Norhayati binti Soin, PhD

Associate Professor Faculty of Engineering Building University of Malaya (External Examiner)

ZULKARNAIN ZAINAL, PhD

Professor and Deputy Dean School of Graduate Studies Universiti Putra Malaysia


Date: 15 April 2015

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Master of Science. The members of the Supervisory Committee were as follows:

Maryam Mohd Isa, PhD

Senior Lecturer Faculty of Engineering Universiti Putra Malaysia (Chairman)

Mohd Nizar Hamidon, PhD



Date:

Declaration by graduate student

I hereby confirm that:

- x this thesis is my original work;
- x quotations, illustrations and citations have duly referenced;
- x this thesis has not been submitted previously or concurrently for any other degree at any other institutions;
- x intellectual property from the thesis and copyright of thesis are fully-owned by Universiti Putra Malaysia, as according to the Universiti Putra Malaysia (Research) Rules 2012;
- written permission must be obtained from supervisor and the office of Deputy Vice-Chancellor (Research and Innovation) before thesis is published (in the form of written, printed or in electronic form) including books, journals, modules, proceedings, popular writings, seminar papers, manuscripts, posters, reports, lecture notes, learning modules or any other materials as stated in the Universiti Putra Malaysia (Research) Rules 2012;
- there is no plagiarism or data falsification/fabrication in the thesis, and scholarly integrity is upheld as according to the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) and the Universiti Putra Malaysia (Research) Rules 2012. The thesis has undergone plagiarism detection software.

Signature:		Date:	
1			
Name and Ma	atric No.: Maral Fagh	ani Hamadani (GS308)	25)

Declaration by Member of Supervisor Committee

This is to confirm that:

- x The research conducted and the writing of this thesis was under our supervision;
- x Supervision responsibilities as stated in the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) are adhered to.

Signature:
Name of
Chairman of
Supervisory
Committee:
Maryam Mohd Isa. PhD

Signature:
Name of
Nember of
Supervisory
Committee:
Mohd Nizar Hamidon. PhD


TABLE OF CONTENTS

			Page
AB AC AP DE LIS	PROVA CCLARA ST OF T ST OF F	LEDGEMENTS L	I IV V VII XII XII
CF	IAPTER		
1	1.1 1.2	ODUCTION Introduction Problem Statement Research Objective Scope of Work Organization of Thesis	1 1 3 3 4 4
2	LITEI	RATURE REVIEW	5
4	2.1		5
	2.2		5
	2.3	Sigma-Delta ADC Implementation on FPGA	6
	2.4	Sigma-Delta Modulator	6
		2.4.1 Oversampling	7
		2.4.2 Noise Shaping	8
		2.4.3 PWM Modulation	9
	2.5	Digital Filter and Decimation Stage for SD ADC	10
		2.5.1 Cascaded Integrator Comb (CIC) Filter	12
		2.5.2 Finite Impulse Response (FIR) Filter	12
	2.6	Review on Literatures	13
	2.7	Summary	16
3	METH	HODOLOGY	18
	3.1	Introduction	18
	3.2	Sigma-Delta ADC FPGA Implementation	18
	3.3	Sigma-delta Modulator Design	20
		3.3.1 Sigma-delta Modulator Topology 1	21
		3.3.2 Sigma-Delta Modulator Topology 2	23
	3.4	Time Domain and Frequency Domain Performance of SDM	28
	3.5	Digital Filter and Decimation Stage Design	30
		3.5.1 Cascaded Integrator Comb (CIC) Filter Design	30
		3.5.2 Sinc Filter Order 2 Structure	34
		3.5.3 Multiplierless FIR Filter	35

	3.6	FPGA Imp	plementation	36
		3.6.1	SD ADC FPGA Block Diagram and Programming	
			Approach	36
		3.6.2	Device Setup	37
		3.6.3	<u> </u>	38
		3.6.4	FPGA ADC Verification Setup	39
	3.7	Summary	•	41
4	RESU	LTS		42
	4.1	Introduction	on	42
	4.2	Modulator	Simulation Results	42
		4.2.1	Sigma-delta Modulator Topology 1	42
		4.2.2	Sigma-delta Modulator Topology 2	46
		4.2.3	Comparison of SDM top1 and SDM top2	50
	4.3	Digital Filt	ter and Decimation Stage Simulation	51
		4.3.1	Sinc Order 2 Filter Simulation	51
		4.3.2	Multiplierless FIR Filter Simulation	54
		4.3.3	Comparison of Sinc2 Filter with Multiplierless FIR	
			Filter	55
	4.4	SD ADC E	Experimental Results	56
		4.4.1	Static Parameter	56
		4.4.2	Dynamic Parameter	58
		4.4.3	R2R DAC Evaluation	58
		4.4.4	First SD ADC Structure (SDM top1 + Sinc 2)	59
		4.4.5	Second SD ADC Structure (SDM top2 + Multiplier	
			less FIR filter)	64
		4. <mark>4.6</mark>	Proposed SD ADC Structure (SDM top2 + sinc2)	68
		4.4.7	Comparison of Proposed SD ADC with Other Two	
			Structures	73
	4.5	Summary		75
_	CONC	T TICLONI A	AID ELITHIDE WODY	5 (
5			AND FUTURE WORK	76
	5.1	Conclusion		76
	5.2	Future Wo	TK.	76
	FEREN			78
		OF STUDE		102
LIS	ST OF P	UBLICATI	IONS	103

LIST OF TABLES

Table		Page
2-1	Comparison of proposed work with other published work	13
3-1	Sigma-delta ADC design specifications	20
3-2	Design parameters of sigma-delta modulator	26
3-3	SNR and ENOB as function of L and K, OSR=cte, (Ess, 2012)	32
4-1	Different 1 st order SD ADC architectures with multiplierless digital	
	filter/decimation stage	42
4-2	Comparison of sinc order 2 and multiplierless FIR filters	55
4-3	Overall summary on three SD ADC structures	75



LIST OF FIGURES

Figure		Dogg
1-1.	Overall block diagram of first order sigma-delta ADC	Page 2
2-1.	Sigma-delta modulator structure	7
2-2.	Anti-alias filter for (a) Nyquist-rate and (b) oversampling ADCs	8
2-3.	Conceptual quantization noise shaping for low-pass signal	8
2-4.	Noise distribution principles	9
2-5.	PWM modulation in sigma-delta modulator (a) SDM topology1 (b)	
	SDM topology2	10
2-6.	Block diagram operation of Sigma-Delta ADC	11
2-7.	Block diagram of K-order Sinc decimation filter	12
2-8.	Typical architecture of an FIR filter	12
3-1.	Research flow	19
3-2.	SD modulator block diagram	20
3-3.	Sigma-delta modulator topology 1	21
3-4.	Integrator network of SDM topology 1	22
3-5.	SDM topology 1 distributes the noise to higher frequencies	23
3-6.	Sigma-delta modulator topology 2	24
3-7.	Integrator network of SDM topology 2	25
3-8.	LVDS structure on FPGA	27
3-9.	Heatmap of sigma-delta modulator parameterization	28
3-10.	Time domain demonstration of first-order SD modulator top2	29
3-11.	Frequency domain demonstration of 1 st order SDM	30
3-12.	Conceptual decimation process by digital filter	31
3-13.	Single integrator (a) single differentiator (b)	31
3-14.	The relevancy between output data rate (f _D), quantization noise and	
	resolution	33
3-15.	Different applications and their required output resolution and	
	bandwidth	33
3-16.	Sinc filter order 2 structure	35
3-17.	Multiplierless FIR filter architecture	35
3-18.	FPGA block diagram of proposed SD ADC	36
3-19.	FPGA pin setup using pin planner in Quartus II software	38
3-20.	Verification setup for ADC	39
3-21.	R2R DAC structure	39
4-1.	Sigma-delta modulator topology 1 simulation circuit	43
4-2.	The integrator output voltage tracks the input signal	43
4-3.	Analog input Vp-p=3.3v, f _{in} =5 kHz V(Analog Input), PWM SDM	
	output V(SDM Output)	44
4-4.	Analog input Vp-p=3.3v, f _{in} =5 kHz V(Analog Input), Voltage from	
	DAC V(DAC)	45
4-5.	Noise distributions in SDM top 1	46
4-6.	Sigma-delta modulator topology 2 simulation circuit	47
4-7.	SDM top2 simulation performances	47
4-8.	Analog input Vp-p=3.3v, f _{in} =5 kHz V(Analog Input), PWM SDM	
	output V(SDM Output)	48

4-9.	Analog input $Vp-p=3.3v$, $t_{in}=3$ kHz $V(Analog Input)$, $Voltage from DACV(DAC)$	40
4.10	DAC V(DAC)	49
4-10.	Noise shaping of proposed 1 st order SDM	49
4-11.	Quantization noise level comparisons between SDM top1 and SDM top2	51
4-12.	Software demonstration of sinc2 filter operation	52
4-13.	RTL Viewer of sinc filter order 2	53
4-14.	Software demonstration of multiplierless FIR filter operation	54
4-15.	RTL viewer of multiplierless FIR filter	55
4-16.	Total logic element (LE) percentage usage on FPGA (a) sinc 2	33
. 10.	filter (b) multiplierless FIR filter	56
4-17.	SD ADCs transfer functions (TF) (a) 1 st SD ADC TF, (b) 2 nd SD	•
	ADC TF, (c) 3 rd SD ADC TF, (d) INL Comparison	57
4-18.	R2R DAC input/output evaluation	59
4-19.	First SD ADC structure input and output signal at $f_{in} = 23Hz$	60
4-20.	Digital data analysis of first SD ADC structure at f _{in} =23Hz	60
4-21.	First SD ADC structure input and output signal at $f_{in} = 1 \text{ kHz}$	61
4-22.	Digital data analysis of first SD ADC structure at $f_{in} = 1 \text{ kHz}$	61
4-23.	First SD ADC structure input and output signal at $f_{in} = 5 \text{ kHz}$	62
4-24.	Output sample rate measurement in oscilloscope	62
4-25.	Digital data analysis of first SD ADC structure at $f_{in} = 5$ kHz	63
4-26.	First SD ADC structure input and output signal at f _{in} = 10 kHz	63
4-27.	Digital data analysis of first SD ADC structure at $f_{in} = 10 \text{ kHz}$	64
4-28.	Second SD ADC structure input and output signal at $f_{in} = 23 \text{ Hz}$	64
4-29.	Digital data analysis of second SD ADC structure at f _{in} =23 Hz	65
4-30.	Second SD ADC structure input and output signal at $f_{in} = 1 \text{ kHz}$	65
4-31.	Digital data analysis of second SD ADC structure at f _{in} =1 kHz	66
4-32.	Second SD ADC structure input output signal at $f_{in} = 5$ kHz	66
4-33.	Output sample rate measurement in oscilloscope	67
4-34.	Digital data analysis of second SD ADC structure at f _{in} =5 kHz	67
4-35.	Second SD ADC structure input output signal at $f_{in} = 10 \text{ kHz}$	68
4-36.	Digital data analysis of second SD ADC structure at f _{in} =10 kHz	68
4-37.	Proposed SD ADC structure input and output signal at $f_{in} = 23 \text{ Hz}$	69
4-38.	Digital data analysis of proposed SD ADC structure at f _{in} =23 Hz	69
4-39.	Proposed SD ADC structure input and output signal at $f_{in} = 1 \text{ kHz}$	70
4-40.	Digital data analysis of proposed SD ADC structure at f _{in} =1 kHz	70
4-41.	Proposed SD ADC structure input and output signal at $f_{in} = 5 \text{ kHz}$	71
4-42.	Output sample rate measurement in oscilloscope	71
4-43.	Digital data analysis of proposed SD ADC structure at f _{in} =5 kHz	72
4-44.	Proposed SD ADC structure input and output signal at $f_{in} = 10 \text{ kHz}$	72
4-45.	Digital data analysis of proposed SD ADC structure at f _{in} =10 kHz	73
4-46.	ENOB/SINAD comparison of proposed SD ADC with other 2 SD	7.4
4 47	ADCs structures	74
4-47.	Comparison of proposed SD ADC with other 2 SD ADCs	71
4-48.	structures THD comparison of proposed SD ADC with other 2 SD ADCs	74
4-40.	THD comparison of proposed SD ADC with other 2 SD ADCs structures	74
	ou uctui Co	/4

LIST OF ABBREVIATIONS

A/D Analog to Digital AAF Anti-aliasing filter

ADC Analog to digital converter ANOB Actual number of bits

ASIC Application-specific integrated circuit

BW Band-width frequency

CIC Cascaded Integrator comb filter

CLK Clock frequency

CMOS Complementary metal-oxide semiconductor

CT Continues-time

DAC Digital to analog converter

DE-I Altera development and education FPGA board

DR Decimation rate/Dynamic range

DSP Digital Signal Processing

DT Discrete-time

ENOB Effective number of bits
FFT Fast Fourier Transform
FIR Finite Impulse Response

FPGA Field programmable gate array HDL Hardware description language

I/O Input/output

IIR Infinite Impulse Response

LE Logic elements
LPF Low-pass filter

LVCMOS Low voltage complementary metal oxide semiconductor

LVTTL Low voltage differential signaling
LVTTL Low voltage transistor-transistor logic

MSB Most significant bit OSR Oversampling ratio

PLD programmable logic device PWM Pulse Width Modulation R2R Ladder resistor network

RC Resistor capacitor integrator network

RTL Register transfer level S/H Sample and Hold

SAR Successive approximation register

SD Sigma-Delta

SDM Sigma-Delta Modulator SFDR Spur-free dynamic range SINAD Signal to noise and distortion

SNR Signal to noise ratio SOC System on chip

THD Total harmonic distortion

CHAPTER 1

INTRODUCTION

1.1 Introduction

Field-programmable gate array (FPGA) is a modern-day technology used for implementing digital designs within the digital core. Some of the advantages of FPGA over application specific integrated circuit (ASIC) chip include faster time to market, simpler design cycle and also the ability of being reprogrammed. Mostly, the signals in our surroundings are analog and need to be monitored, treated, recorded, modified or even transmitted. The origin of such signals might be from speedometer, humidity sensor, temperature sensor or other types of sensors. Most signal processing are digital-based (Carbajo & Calpe, 2014). Thus, it is required to convert the analog signal into digital for data processing.

Previously, an off-chip ADC was used to convert analog signal into digital form in FPGAs. This is space consuming and not reliable. Recently, FPGAs chip mainly equipped with various input/output (I/O) pin standard configuration such as, low voltage differential signaling (LVDS). LVDS in the FPGA can be utilized as a comparator. With the on-chip comparator, realization of ADC in FPGA is possible with minimal additional passive external components. In the recent years, implementing SD A/D converters on FPGA have received increased attention (Simple sigma-delta ADC.2010; Jimenez, Lucia, Urriza, Barragan, & Navarro, 2014a; Jimenez, Lucia, Urriza, Barragan, & Navarro, 2014b; Karmakar, Mullick, & Sinha, 2014; Mihalov & Stopjakova, 2011; Palagiri, Makkena, & Chantiagari, 2012; Syahril & Isa, 2010; Uchagaonkar, Shinde, Patil, & Kamat, 2012) compared to other types of data converter, such as flash ADC, successive approximation register (SAR) ADC and pipeline ADC. These converters for n-bit resolution utilize a considerable number of digital board requirements and off-chip components. However, the advantages of sigma-delta ADC is due to its architecture which demands for less analog components as well as less digital board equipments (Abbiati, Di Odoardo, Geraci, & Ripamonti, 2004a; J. de la Rosa, 2011; Herwies, 2014; Karmakar et al., 2014; Marker-Villumsen & Bruun, 2014; Ritoniemi, Eerola, Karema, & Tenhunen, 1990).

The advantages of first order sigma-delta ADC over multi-order SD ADC is due to its higher integration. Realization of 1st order SD ADC implementation on FPGA has been reported in few previous studies, utilizing one, integrator, single-bit comparator, sampling element, 1-bit DAC feedback loop and digital filter and decimation stage (Simple sigma-delta ADC.2010; Kaur & Singh, 2014; Palagiri et al., 2012; Sousa, Mauer, Duarte, Jasinski, & Pedroni, 2004; Uchagaonkar et al., 2012). Nevertheless, the maximum integration of noise shaper SD ADC with hardware efficient digital filter stage was not achieved in previous works. That is because the pre SD ADCs employed analog comparator outside the board as 1-bit quantizer and/or use non-noise shaper modulator with multi-stages and high order FIR filter which consumes considerable logic elements on FPGA. On the other

hand, some researches in the field, specifically focus on SDM part integration with no realization of digital filter stage (Mihalov & Stopjakova, 2011; Noor shah, 2013; Syahril & Isa, 2010) while some only focus on digital and filter decimation part for SD ADC (Kilic, Haghighitalab, Mehrez, & Aboushady, 2014; Maity & Das, 2012; Singh, Gupta, & Singh, Nov 2013). The first order sigma-delta ADC block diagram is shown in Figure 1.1. The integrator structure is responsible for quantization noise shifting to higher frequencies. It is designed differently in all the aforementioned works.




Figure 1-1. Overall block diagram of first order sigma-delta ADC

This thesis presents the integration of new SD ADC architecture on FPGA. It consists of 1st order sigma-delta modulator with noise shaping techniques, named as (SDM topology2) for its maximum integration. For digital filter stage, second order sinc filter is utilized since it is hardware efficient. To prove the performance advantages of new architecture, the results are compared with other two integrated SD ADCs with the same complexity which also done by the author of this thesis. The first architecture is 1st order SD ADC with non noise shaper SDM (SDM top1) in conjunction with sinc filter order 2. The second architecture is 1st order SD ADC with SDM top2 and multiplierless FIR filter. The new architecture is different from some previous published work which used non noise shaper modulator named as (SDM topology1). Previous designs with SDM topology 1 used a multi-stage complex digital filter for noise suppression to compensate for the noise remaining in interested bandwidth (Palagiri et al., 2012; Shingare & Shinde, 2014; Sousa et al., 2004; Syahril & Isa, 2010). In this structure, SDM topology 2 shaped the quantization noise to higher frequencies, hence, resulting in lowering the noise level inside the interested bandwidth. Therefore, higher signal to noise and distortion (SINAD), and effective number of bits (ENOB) are able to be achieved with less filter and decimation stage complexity. Also, sinc filter is designed and implemented to save logic element (LE) usage of FPGA board.

1.2 Problem Statement

In spite of the significant advantages of integrated SD ADCs on FPGA, noise reduction is desired to improve the dynamic performance of converter. Many factors such as switching noise, power noise and inherent noise can affect the main signal, causing to destroy the SINAD and ENOB at the ADC output. Without noise shaper SD ADC the quantization noise was distributed over the sampling frequency. In such a scenario, the signal in interested bandwidth has been seriously affected by the quantization noise. In order to overcome this problem, complex digital filter and decimation design is needed to reduce quantization noise to achieve high ENOB. However, it occupies more FPGA logic elements that cause to limit the space for the main digital functions after ADC. Also, utilizing a simple off-chip comparator instead of on-board LVDS helps to reduce the direct influence of noise on LVDS, at the output data, but it has less integration. Thus, it is finally proposed to design and implement the complete structure of SD ADC with maximum integration and hardware efficient digital filter to achieve high ENOB and SINAD at the output.

The overall performance of integrated sigma-delta type of analog to digital converters can be tackled from two different aspects, (1) sigma-delta modulator part and (2) digital filter/decimation stage. Due to the complexity of sigma-delta ADC function and digital filter and decimation requirements, it is usually either the modulator block or digital filter and decimation block mentioned in existing literature. Only a few researches have been done in the field of fulfilling the sigma-delta A/D converter with full digital techniques and further optimization toward achieving better performance (Herwies, 2014; Palagiri et al., 2012). Therefore, a new complete SD ADC implementation on FPGA is required to overcome the obstacles as mentioned in the aforementioned discussion.

1.3 Research Objective

The aim of this research is to implement a new complete SD ADC architecture on FPGA, considering maximum integration to obtain high ENOB and SINAD while using hardware efficient digital filter and decimation stage. Thus, the objectives of this thesis are as follows:

To alleviate the quantization noise involved in operative frequency with the aid of noise shaper SDM while considering its maximum integration; To improve the resolution and applicable the output sample rate with the aid of hardware efficient digital filter and decimation stage;

To investigate the performance of proposed SD ADC architecture especially for SINAD and ENOB through constructing the noise shaper SD modulator and hardware efficient digital filter on FPGA.

1.4 Scope of Work

This research focuses mainly on ADC integration on FPGA. Thus, some basic knowledge on the basic ADC is needed. There are different types of ADCs that can be implemented on FPGA, such as SAR, pipeline and flash ADC. Among all, sigma-delta ADC has the most compatibility to be integrated in digital board due to its structure that needs the least analog components as well as digital nature functioning.

SD ADCs have different structures and various designs methods according to the order of their SDM type, complexity of digital filter, and decimation in use. They have their respective advantages and disadvantages. Despite the methods are different, but the same sigma-delta ADC type is used. Achieving high SINAD and ENOB is possessed in common with all these methods and structures. This thesis is concerned with the integration of improved architecture for first-order SD ADC on FPGA with the SDM block to shape the quantization noise outside the band of interest and single hardware efficient digital filter and decimation block to save logic elements (LEs) of FPGA. However, using complicated multi stages digital filter or complex high order FIR filter will result in the reduction of ADC noise for better signal to noise ratio (SNR). However, it is beyond the scope of this thesis.

1.5 Organization of Thesis

The thesis includes five Chapters. Chapter 1 introduces the motivation of this work, problem statement and defines the area of improvement.

Chapter 2 mainly focuses on reviewing about other published works related to this research while bringing forward the needed background information about digital ADC implementation and improvement.

Chapter 3 describes the design architecture of the proposed SDM building blocks. It explains the operation of proposed digital filter and decimation stage and prior programming before FPGA implementation.

Chapter 4 includes the both simulation results of the circuitries introduced in Chapter 3 and the experimental results for complete integrated SD A/D converter on FPGA. To prove the performance advantages of new architecture, the results are compared with other two integrated SD ADCs. The first architecture is 1st order SD ADC with SDM top1 and sinc filter order 2. The second architecture is 1st order SD ADC with SDM top2 and multiplierless FIR filter. Various specifications for quantifying ADC are considered such as SINAD, SNR, THD and ENOB.

Chapter 5 concludes the thesis and proposes the potential directions for future research work.

REFERENCES

- Abbiati, R., Di Odoardo, A., Geraci, A., & Ripamonti, G. (2004). A programmable A/D sigma-delta converter for pulse digital processing setups. *IEEE Transactions on Nuclear Science*, 51(3), 1270-1276.
- Acero, J., Navarro, D., Barragan, L. A., Garde, I., Artigas, J. I., & Burdio, J. M. (2007). FPGA-based power measuring for induction heating appliances using sigma–delta A/D conversion. *IEEE Transactions on Industrial Electronics*, 54(4), 1843-1852.
- Anjana, S., & Anitha Mary, X. (2013). Noise cancellation using adaptive filters in FPGA. Research Journal of Recent Sciences, 3(1), 4-8.
- Anvar, S., Gachelin, O., Kestener, P., Le Provost, H., & Mandjavidze, I. (2006). FPGA-based system-on-chip designs for real-time applications in particle physics. *IEEE Transactions on Nuclear Science*, 53(3), 682-687.
- Arkani, M., Khalafi, H., & Vosoughi, N. (2014). Development of an embedded FPGA-based data acquisition system dedicated to zero power reactor noise experiments. *Metrology and Measurement Systems*, 21(3), 433-446.
- Baker, B. How Delta-Sigma ADCs Work, Part 1 (2011). Analog Applications Journal. Texas Instruments Incorporated, 13-16
- Baker, B. How Delta-Sigma ADCs Work, Part 2 (2011). Analog Applications Journal. Texas Instruments Incorporated, 5-7
- Bilhan, E. (2008). Very low power sigma delta modulator for WCDMA (Doctoral dissertationn). Available from ProQuest Dissertation and Theses database. (UMI No. 3340466)
- Boser, B. E., & Wooley, B. A. (1988). The design of sigma-delta modulation analog-to-digital converters. *IEEE Journal of Solid-State Circuits*, 23(6), 1298-1308.
- Candy, J. C. (1986). Decimation for sigma delta modulation. *IEEE Transactions on Communications*, 34(1), 72-76.

- Carbajo, A., & Calpe, J. (2014). Design and implementation of fourier transform based algorithms. *Analog Integrated Circuits and Signal Processing*, 78(1), 53-59.
- Chang Chien, S., Hsieh, C., Lin, M. P., Fang, Q., & Lee, S. (2014). Implementation of a real-time ECG signal processor. *IEEE International Symposium on Bioelectronics and Bioinformatics (ISBB)*, Chung Li, 1-4.
- Choose the right A/D converter for your application. Retrieved from e http://www.ti.com/europe/downloads/Choose%20the%20right%20data%20co nverter%20for%20your%20application.pdf.
- Cox, A., Sankaranarayanan, S., & Chang, B. E. (2014). A bit too precise? verification of quantized digital filters. *International Journal on Software Tools for Technology Transfer*, 16(2), 175-190.
- de la Rosa, Jose M. (2011). Sigma-delta modulators: Tutorial overview, design guide, and state-of-the-art survey. *Circuits and Systems I: Regular Papers, IEEE Transactions on*, 58(1),1-21.
- Ess, V. D. (2012). Signals from noise: Calculating delta-sigma SNRs EN-Genius Network. Retrieved from http://www.ieee.li/pdf/essay/calculating_delta-sigma_snr.pdf
- Genovese, M., & Napoli, E. (2014). ASIC and FPGA implementation of the gaussian mixture model algorithm for real-time segmentation of high definition video. *IEEE Transactions Systems*, 22(3), 537-547.
- Gerasta, O. J. L., Villaruz, H., & Cagadas, D. O. (2014). Design of 18-bit decimator for sigma-delta analog to digital converter with variable oversampling rate for audio application. *International Conference on Humanoid, Nanotechnology, Information Technology, Communication and Control, Environment and Management (HNICEM)*, Palawan, 1-6.
- Graa, C., & Gil, M. (2007). A/D converters learning using software tools. *IEEE Instrumentation and Measurement Technology Conference Proceedings*, . *IMTC.*, Warsaw, 1-6.

- Grout, I. (2008). UK: Digital Systems Design with FPGA. Burlington. Newnes.
- Guerber, J. (2009). Design of an 18-bit, 20kHz audio delta-sigma analog to digital converter. *ECE*, 627, 1-12.
- Hamidi, B., & Miar-Naimi, H. (2014). Extended noise shaping in sigma-delta modulator using cross-coupled paths. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 61(6), 1675-1686.
- Hatami, S., Helaoui, M., Ghannouchi, F. M., & Pedram, M. (2014). Single-bit pseudoparallel processing low-oversampling Delta–Sigma modulator suitable for SDR wireless transmitters. *IEEE Transactions on very Large Scale Integration* (VLSI) Systems, 22(4), 922-931.
- Herwies, R. M. (2014). Design and Modeling of an Analog to Digital Converter using FPGA Board. Master thesis. Available at Scholar Works Open Access Repository.
- Hogenauer, E. (1981). An economical class of digital filters for decimation and interpolation. *IEEE Transactions on Acoustics, Speech and Signal Processing*, 29(2), 155-162.
- Hongzhi, S., Jie, W., Yichao, M., Yang, K., & Jie, Z. (2009). A FPGA-based 7-order 1-bit sigma-delta modulator for high-precision signal generation. 9th International Conference on Electronic Measurement & Instruments, 2009. ICEMI'09., Beijing, 4-160-4-164.
- Huang, C., Wang, G., & Yang, W.A. (2014). fast maximum likelihood estimation for high-resolution ADC test. 20th IMEKO TC4 International Symposium and 18th International Workshop on ADC Modeling and Testing Research on Electric and Electronic Measurement for the Economic Upturn, Benevento, Italy, 569-573
- Idkhajine, L., Monmasson, E., Naouar, M. W., Prata, A., & Bouallaga, K. (2009). *IEEE Transactions on* Fully integrated FPGA-based controller for synchronous motor drive. *Industrial Electronics*, 56(10), 4006-4017.
- Jacomet, M., Goette, J., Zbinden, V., & Narvaez, C. (2004). On the dynamic behavior of a novel digital-only sigma--delta A/D converter. *Proceedings of the*

- 17th Symposium on Integrated Circuits and System Design, New York, USA, 222-227.
- Jayamohan, U. (2014). ADC modeling tools speed up evaluation. Retrieved from: Jimenez, O., Lucia, O., Urriza, I., Barragan, L. A., & Navarro, D. (2014). Design and evaluation of a low-cost high-Performance–ADC for embedded control systems in induction heating appliances. *IEEE Transactions on Industrial Electronics*, 61(5), 2601-2611.
- Jimenez, O., Lucia, O., Urriza, I., Barragan, L. A., & Navarro, D. (2014). Analysis and implementation of FPGA-based online parametric identification algorithms for resonant power converters. *IEEE Transactions on Industrial Informatics*, 10(2), 1144-1153.
- Jimenez, O., Lucia, O., Urriza, I., Barragan, L. A., & Navarro, D. (2014). Power measurement for resonant power converters applied to induction heating applications. *Power Electronics, IEEE Transactions on*, 29(12), 6779-6788.
- Jimenez, O., Lucia, O., Urriza, I., Barragan, L. A., Mattavelli, P., & Boroyevich, D. (2014). An FPGA-based gain-scheduled controller for resonant converters applied to induction cooktops. *IEEE Transactions on Power Electronics*, 29(4), 2143-2152.
- Karmakar, A., Mullick, D., & Sinha, A. (2014). High performance adaptive sigma delta modulator design (using LMS algorithm) for performance enhancement of DSP processors and FPGA synthesis of the proposed architecture. *International Journal of Current Engineering and Technology*, 4(2), 623-630.
- Kaur, S., & Singh, C. (2014). FPGA implementation of sigma delta ADC on spartan 2. International Journal of Advanced Research in Computer and Communication Engineering, 2(10), 4168-4172.
- Kester, W. (2009). Understand SINAD, ENOB, SNR, THD, THD N, and SFDR so you don't get lost in the noise floor. *MT-003* Tutorial, www.Analog.com/static/importedfiles/tutorials/MT-003.Pdf,
- Kilic, A., Haghighitalab, D., Mehrez, H., & Aboushady, H. (2014). Low-power comb decimation filter for RF sigma-delta ADCs. *IEEE International Symposium on Circuits and Systems (ISCAS)*, Melbourne VIC, 1596-1599.

- Koch, R., Heise, B., Eckbauer, F., Engelhardt, E., Fisher, J. A., & Parzefall, F. (1986). A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rate. *IEEE Journal of Solid-State Circuits*, 21(6), 1003-1010.
- Krishna, K. L., Jagadeesh, M., Ramashri, T., & Anuradha, K. (2014). Design and implementation of a low power second order sigma-delta ADC. *International Journal of Computer Science & Information Technologies*, 5(5), 6044-604
- Maity, S. K., & Das, H. S. (2012). FPGA based hardware efficient digital decimation filter for ∑-∆ ADC. *International Journal of Soft Computing and Engineering* (*IJSCE*), *I*(6), 129-133.
- Marien, H., Steyaert, M. S., van Veenendaal, E., & Heremans, P. (2011). A fully integrated ADC in organic thin-film transistor technology on flexible plastic foil. *IEEE Journal of Solid-State Circuits*, 46(1), 276-284.
- Marker-Villumsen, N., & Bruun, E. (2014). Optimization of modulator and circuits for low power continuous-time delta-sigma ADC. *Norchip*, 2014, Tampere, 1-6.
- Maulik, P. C., Chadha, M. S., Lee, W. L., & Crawley, P. J. (2000). A 16-bit 250-kHz delta-sigma modulator and decimation filter. *IEEE Journal of Solid-State Circuits*, 35(4), 458-467.
- Memon, T., & Beckett, P. (2014). Stability analysis of a single-bit infinite impulse response sigma-delta modulator. *Australian Journal of Electrical & Electronics Engineering*, 11(1), 1-3.
- Miao, B., Bakker, A., Soldano, M., & Daly, B. (2008). ∑ Δ ADC based current mode power supply controller with digital voltage loop. *Applied Power Electronics Conference and Exposition*, . *APEC. Twenty-Third Annual IEEE*, Austin TX, 1582-1588.
- Mihálov, J., & Stopjakova, V. (2011). Implementation of sigma-delta analog to digital converter in FPGA. *International Conference on Applied Electronics* (AE), Pilsen, 1-4.
- Milic, D., & Pavlovic, V. (2014). A new class of low complexity low-pass multiplierless linear-phase special CIC FIR filters. *IEEE Signal Processing Letters*, 21(12), 1511-1515.

- Noor shah, S. (2013). Dual-sampling sigma-delta analog to digital converter implementation in field programmable gate array. Master thesis. University Putra Malaysia, Malaysia.
- Nys, O., & Henderson, R. K. (1997). A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging. *IEEE Journal of Solid-State Circuits*, 32(7), 933-942.
- Oliveira, J., Pessoa, L., Coelho, D., Tavares, J., & Salgado, H. (2014). Digitised radio techniques for fibre-wireless applications. *16th International Conference on Transparent Optical Networks (ICTON)*, Graz, 1-4.
- Palagiri, H. V., Makkena, M. L., & Chantigari, K. R. (2012). Performance analysis of first order digital sigma delta ADC. Fourth International Conference on Computational Intelligence, (CICSyN), Phuket, 435-440.
- Park, S., & Meher, P. (2014). Efficient FPGA and ASIC realizations of DA-based reconfigurable FIR digital filter. *Ieee Transactions on Circuits and systems—ii*, 61(7), 511-515.
- Podsiadlik, T., & Farrell, R. (2014). Time interleaved sigma-delta modulators for FPGAs. *Ieee Transactions on Circuits and Systemsii*, 61(10), 808-812.
- Pujari, S. S., Muduli, P. P., Panda, A., Badhai, R., Nayak, S., & Sahoo, Y. (2014). Design & implementation of FIR filters using on-board ADC-DAC & FPGA. *International Conference on Information Communication and Embedded Systems (ICICES)*, Chennai, 1-6.
- Reddy, K. R. S., & Kumar, K. K. (2014). Optimization of parallel FIR digital filter structures for symmetric convolutions based on fast FIR algorithm. *An International Journal of Advanced Engineering and Applied Sciences*, 4(4), 67-72.
- Redfern, A. J., & Shi, K. (2014). Quantization noise shaping for information maximizing ADCs. *IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, Florence, 1779-1783.

- Ritoniemi, T., Eerola, V., Karema, T., & Tenhunen, H. (1990). Oversampled A/D and D/A converters for VLSI system integration. *Third Annual IEEE ASIC Seminar and Exhibit Proceedings*, Rochester, NY. 8/7.1-8/712.
- Shastry, N. (2006). Sigma delta A/D modulator design for SoC implementation of a glucose biosensor. Available from ProQuest Dissertation and Theses database. (UMI No. 1436861).
- Shingare, P. P., & Shinde, R. V. (2014). Analog to digital converter using delta sigma loop for the application portable ECG device. *Recent Advances and Innovations in Engineering (ICRAIE)*, Jaipur, 1-4.
- Simple sigma-delta ADC. (2010). Lattice Semiconductor Corporation, , 1-6.
- Singh, S., Gupta, S., & Singh, S. (Nov 2013). FPGA implementation of A/D SINC compensation filter. *International Journal of Advanced Research in Computer Science and Software Engineering*, 3(11), 1261-1267.
- Sousa, F., Mauer, V., Duarte, N., Jasinski, R. P., & Pedroni, V. A. (2004). Taking advantage of LVDS input buffers to implement sigma-delta A/D converters in FPGAs. *International Symposium Proceedings of the Circuits and Systems, ISCAS'04*, 1 I-1088-91 Vol. 1.
- Sowmya, G., Patel, K. V., & Rao, R. (2014). Modeling of sigma-delta ADC with high resolution decimation filter. Signal processing and information technology (pp. 95-100) Springer.
- Stewart, R., & Pfann, E. (1998). Oversampling and sigma-delta strategies for data conversion. *Electronics & Communication Engineering Journal*, 10(1), 37-47.
- Stošić, B. P., & Pavlović, V. D. (2014). Design of selective CIC filter functions. *AEU-International Journal of Electronics and Communications*, 68(12), 1231-1233.
- Stošić, B. P., & Pavlović, V. D. (2014). On design of a novel class of selective CIC FIR filter functions with improved response. *AEU-International Journal of Electronics and Communications*, 68(8), 720-729.

- Sukumaran, A., & Pavan, S. (2014). Low power design techniques for single-bit audio continuous-time delta sigma ADCs using FIR feedback. *IEEE Journal of Solid-State Circuits*, 49(11), 2515-2525.
- Syahril, M., & Isa, M. (2010). Current sensing application by using sigma delta modulator based in FPGA. *IEEE Student Conference on Research and Development (SCOReD)*, Putrajaya, 352-355.
- Taylor, G., & Galton, I. (2013). A reconfigurable mostly-digital delta-sigma ADC with a worst-case FOM of 160 dB. *IEEE Journal of Solid-State Circuits*, 48(4), 983-995.
- Toscher, S., Reinemann, T., Kasper, R., & Hartmann, M. (2006). A reconfigurable delta-sigma ADC. *IEEE International Symposium on Industrial Electronics*, 1, Montreal, Que, 495-499.
- Trimberger, S. M., & Moore, J. J. (2014). FPGA security: Motivations, features, and applications. *Proceedings of the IEEE*, 102(8), 1248-1265.
- Tsao, Y., & Choi, K. (2012). Area-efficient parallel FIR digital filter structures for symmetric convolutions based on fast FIR algorithm. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 20(2), 366-371.
- Uchagaonkar, P., Shinde, S., Patil, V., & Kamat, R. (2012). FPGA based sigma—Delta analogue to digital converter design. *International Journal of Electronics and Computer Science Engineering*, 1(2), 508-513.
- Wang, L., Xie, L., & Jin, X. (2014). A design of order-adjustable ΣΔ modulator for high performance micro-machined accelerometers. *Analog Integrated Circuits and Signal Processing*, 80(1), 77-84.
- Yi, F., & Wu, X. (2008). A novel coefficient automatic calculation method for sinc filter in sigma-delta ADCs. *IEEE Asia Pacific Conference on Circuits and Systems*. APCCAS, Macao, 1240-1243.
- Zhang, Y., Mueller, J. H., Mohr, B., & Heinen, S. (2014). A low-power low-complexity multi-standard digital receiver for joint clock recovery and carrier

frequency offset calibration. *Ieee Transactions on Circuits and Systemsi*,61(12), 3478-3486.

Zimmermann, A., & Europe, A. (2010). Integration of analog-digital and digital-analog converters into FPGA-based microcontrollers. *University Ulm, Germany*, 1-10.

