The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model

Purpose – This paper aims to describe the real-time design and implementation of a Space Time Trellis Code decoder using Altera Complex Programmable Logic Devices (CPLD). Design/methodology/approach – The code uses a generator matrix designed for four-state space time trellis code (STTC) that uses quadrature phase shift keying (QPSK) modulation scheme. The decoding process has been carried out using maximum likelihood sequences estimation through the Viterbi algorithm. Findings – The results showed that the STTC decoder can successfully decipher the encoded symbols from the STTC encoder and can fully recover the original data. The data rate of the decoder is 50 Mbps. Originality/value – It has been shown that 96 per cent improvement of the total logic elements in Max V CPLD is used compared to the previous literature review.

PDF The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model.pdf Restricted to Repository staff only Download (408kB) Official URL or Download Paper: http://www.multi-science.co.uk/wje.htm

Actions (login required)

View Item