An improved readout topology of resistive sensor array for reduced measurement error

Citation

Talib, Dayang Nurul Nahar and Shafie, Suhaidi and Hamidon, Mohd Nizar and Ahmad, Fauzan (2015) An improved readout topology of resistive sensor array for reduced measurement error. In: 2015 IEEE International Circuits and Systems Symposium (ICSyS 2015), 2-4 Sept. 2015, Holiday Villa Beach Resort & Spa, Langkawi, Kedah. (pp. 96-99).

Abstract

Readout circuit integrated with large scale sensors array is important for improving the effectiveness of data acquisition system. However to design such system, it will require a variety of additional components which contributes to the increment of power consumption. In this paper we proposed an improved method of readout topology for resistive sensor array to reduce the measurement error. A new equation is also proposed to obtain the resistance value. A simulation has been done on 8×8 matrix sensor array represented by 64 fixed resistors and 8 standard reference resistors. The results show that the optimum reference resistance is 510 Ω for the value range between 100 Ω and 100 kΩ, and the improved percentage error is kept to be lower than 5%.

Download File

Preview

PDF (Abstract)
An improved readout topology of resistive sensor array for reduced measurement error.pdf
Download (47kB) | Preview

Additional Metadata

Item Type:	Conference or Workshop Item (Paper)
Divisions:	Faculty of Engineering Institute of Advanced Technology
DOI Number:	https://doi.org/10.1109/CircuitsAndSystems.2015.7394072
Publisher:	IEEE
Keywords:	Readout circuit; Readout topology; Resistive sensor; Sensor array
Depositing User:	Nabilah Mustapa
Date Deposited:	04 Aug 2016 07:50
Last Modified:	04 Aug 2016 07:50
Altmetrics:	http://www.altmetric.com/details.php?domain=psasir.upm.edu.my&doi=10.1109/CircuitsAndSystems.2015.7394072
URI:	http://psasir.upm.edu.my/id/eprint/48252
Statistic Details:	View Download Statistic

Actions (login required)

View Item