UPM Institutional Repository

Traffic light system design on FPGA


Citation

Boon, Kiat Koay and Mohd. Isa, Maryam (2009) Traffic light system design on FPGA. In: 2009 IEEE Student Conference on Research and Development (SCOReD 2009), 16-18 Nov. 2009, UPM, Serdang, Selangor. (pp. 269-271).

Abstract

Traffic light system gives sign of direction and warning to road user to avoid road collision and to optimize the flow rate of vehicle in the junction. This paper presents design of a low cost performance traffic light system. This type of traffic light is suitable for town and small city where sophisticated traffic light system is too costly. A traffic light system nearby the university was chosen as reference. The program is written in verilog on Quartus II software and implemented on DEII FPGA board.


Download File

Full text not available from this repository.

Additional Metadata

Item Type: Conference or Workshop Item (Paper)
Divisions: Faculty of Engineering
DOI Number: https://doi.org/10.1109/SCORED.2009.5443035
Publisher: IEEE
Keywords: Traffic light; Verilog; FPGA
Depositing User: Azian Edawati Zakaria
Date Deposited: 13 Nov 2015 09:25
Last Modified: 27 Jan 2016 01:26
Altmetrics: http://www.altmetric.com/details.php?domain=psasir.upm.edu.my&doi=10.1109/SCORED.2009.5443035
URI: http://psasir.upm.edu.my/id/eprint/41264
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item