UPM Institutional Repository

Hardware implementation of RC4A stream cipher


Al Noman, Abdullah and Mohd Sidek, Roslina and Ramli, Abdul Rahman (2009) Hardware implementation of RC4A stream cipher. International Journal of Cryptology Research, 1 (2). pp. 225-233. ISSN 1985-5753


Cryptography is the only practical method for protecting information transmitted through communication networks. The hardware implementation of cryptographic algorithms plays an important role because of growing requirements of high speed and high level of secure communications. Implementation of cryptographic algorithms on hardware runs faster than on software and at the same time offering more intrinsic security. This paper presents efficient hardware implementation of new stream cipher, RC4A. The proposed hardware implementation achieves a data throughput up to 22.28 MB/sec at frequency of 33.33 MHz and the performance in terms of throughput to area ratio equal to 0.37. The implementation is also parameterized in order to support variable key lengths, 8-bit to 512-bit. The cipher was designed using Verilog hardware description language and implemented into a single Altera APEXTM 20K200E Field Programmable Gate Array (FPGA).

Download File

PDF (Abstract)
Hardware implementation of RC4A stream cipher.pdf

Download (34kB) | Preview
Official URL or Download Paper: http://www.mscr.org.my/ijcr_volumes1(2).htm

Additional Metadata

Item Type: Article
Divisions: Faculty of Engineering
Publisher: Malaysian Society for Cryptology Research
Keywords: Cryptography; FPGA; RC4A; Security; Stream cipher; Throughput; Verilog HDL
Depositing User: Nabilah Mustapa
Date Deposited: 03 May 2017 04:20
Last Modified: 03 May 2017 04:20
URI: http://psasir.upm.edu.my/id/eprint/51911
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item