Simple Search:

Design of Asynchronous Processor


Citation

Puah, Wei Boo (2001) Design of Asynchronous Processor. Masters thesis, Universiti Putra Malaysia.

Abstract / Synopsis

There has been a resurgence of interest in asynchronous design recently. The renewed interest in asynchronous design results from its potential to address the problem faced by the synchronous design methodology. In asynchronous methodology, there is no global clock controlling the synchronization of a circuit; instead, the data communication between each functional unit is completed through local request-acknowledge handshake protocol. The growth in demand of high performance portable systems has accelerated asynchronous logic design technique which can offers better performance and lower power consumption especially in the development of the asynchronous processor for mobile and portable application. In this thesis, the design and verification of an 8-bit asynchronous pipelined processor is presented. The developed asynchronous processor is based on Harvard architecture and uses Reduced Instruction Set Computer (RISC) instruction set architecture. 24 instructions are supported by the processor including register, memory, branch and jump operations. The processor has three-stage pipelining i.e. fetch, decode and execution pipeline. Micropipelines framework with 2-phase signalling protocol and bundled-data approach is employed in designing complex and powerful asynchronous control circuits for the processor. Very High Speed Integrated Circuit Hardware Description Language (VHDL) is used to design and construct all parts of the asynchronous processor. Simulation, synthesis and verification of the processor are carried out using MAX +PLUS II software. The simulation results have demonstrated that the developed 8-bit asynchronous RISC processor is working correctly using current Field Programmable Gate Array (FPGA) technology. This processor employed 903 logic cells and has 6144 memory bits for instruction and data memory. Each of the processor subsystem can operates at different cycle time, thus enable an asynchronous processor achieving 11.95MHz average speed performance.


Download File

[img] PDF
FK_2001_60_A.pdf

Download (1MB)

Additional Metadata

Item Type: Thesis (Masters)
Subject: Asynchronous transfer mode
Call Number: FK 2001 60
Chairman Supervisor: Dr. Bambang Sunaryo Suparjo
Divisions: Faculty of Engineering
Depositing User: Nur Kamila Ramli
Date Deposited: 16 Jun 2011 13:15
Last Modified: 16 Jun 2011 13:16
URI: http://psasir.upm.edu.my/id/eprint/11176
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item