



UNIVERSITI PUTRA MALAYSIA

***DEVELOPMENT OF AN INTEGRATED CIRCUIT TOPOLOGY USING
MULTILEVEL INVERTER AND MATRIX CONVERTER***

AKRAM MOHAMMED AL-MAHROUK

FK 2020 109



**DEVELOPMENT OF AN INTEGRATED CIRCUIT TOPOLOGY USING
MULTILEVEL INVERTER AND MATRIX CONVERTER**

By

AKRAM MOHAMMED AL-MAHROUK

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia, in
Fulfilment of the Requirements for the Degree of Doctor of Philosophy**

July 2020

COPYRIGHT

All materials contained within the thesis including without limitation text, logos, icons, photographs and all other artworks are copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from copyright holder. Commercial use of materials may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright© Universiti Putra Malaysia.



DEDICATION

To Islam and Muslimeen



© COPYRIGHT UPM

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfilment of the requirement for the degree of Doctor of Philosophy

**DEVELOPMENT OF AN INTEGRATED CIRCUIT TOPOLOGY USING
MULTILEVEL INVERTER AND MATRIX CONVERTER**

By

AKRAM MOHAMMED AL-MAHROUK

July 2020

Chair : Nashiren Farzilah Binti Mailah, PhD
Faculty : Engineering

Multilevel Inverter (MI) is a device to convert Direct Current (DC) power to Alternating Current (AC) power. The MI is widely used in renewable energy applications such as Photovoltaic (PV) solar cells and wind turbine systems. The main challenges of MIs design are reducing the huge number of Component Count (CC), Total Harmonic Distortions (THD) value and power losses. These challenges are interconnected with the operation challenges such as the types of control algorithms and switching frequencies of MI which overall effect on the MI circuit design and increases the design complexity. The MI can be designed to generate a three-phase output voltage. However, most researchers are more interested in reducing the component count as a single-phase design and then tripled the circuit to generate a three-phase output voltage. Three-Time-Repetition (TTR) is a process of replicating the circuit three times to produce a three-phase output voltage from a single-phase circuit that has contributed to thrice the number of CC.

Two proposed design called Voltage Selection Multilevel Inverter Matrix Converter (VSMIMC) and H-bridge Multilevel Inverter Matrix Converter (HMIMC) was used to solve the TTR problem. The Matrix Converter (MC) was used to share the three input signals into three phase output voltage. For VSMIMC the three input signals of MC were used as following Maximum Positive Voltage (MPV), Zero Voltage (ZV) and Maximum Negative Voltage (MNV). While for HMIMC, the three input signals are Upper Positive (UP), Middle Positive (MP) and Lower Positive (LP).

The operation of VSMIMC and HMIMC circuits are sophisticated when both of multilevel inverter and matrix converter are connected in series. Therefore, a new proposed control system called Voltage Selection Algorithm (VSA) was formulated to simplify the operation of the proposed circuit. In addition, mix-mode operation using VSA and Nearest Level Control (NLC) was tested to decrease the total harmonic distortions and check the performance flexibility of VSA operation.

The comparison with others' published circuits showed that the proposed VSMIMC and HMIMC had reduced the component count of MI at several different voltage levels. The VSMIMC and HMIMC circuit designs at twenty-five levels had the same number of switches, where below twenty-five levels, the VSMIMC had the lowest number of CC. However, for above twenty-five levels, the HMIMC had the lowest number of CC. The VSMIMC and HMIMC had reduced the CC switches by 75% compared to the traditional MI and 30% compared to the modern designs of MI. The seven levels circuit design of HMIMC gives Total Harmonic Distortion results of 13.38% on simulation model and 12.9% on hardware model.



Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Doktor Falsafah

PEMBANGUNAN TOPOLOGI LITAR TERINTEGRASI MENGGUNAKAN PENYONGSANG BERBILANG ARAS DAN PENUKAR MatriK.

Oleh

AKRAM MOHAMMED AL-MAHROUK

Julai 2020

Pengerusi : Dr. Nashiren Farzilah Binti Mailah, PhD
Fakulti : Kejuruteraan

Penyongsang Berbilang Aras (PBA) adalah satu peranti untuk menukar kuasa Arus Terus (AT) ke kuasa Arus Ulang-alik (AU). PBA digunakan secara meluas dalam penggunaan tenaga boleh diperbaharui seperti sel suria Photovolta dan sistem turbin angin. Cabaran utama dalam rekaan PBA adalah pengurangan jumlah yang besar Bilangan Komponen (BK), Herotan Harmonik Seluruh (HHS) dan lesapan kuasa. Cabaran ini saling terhubungan dengan cabaran operasi seperti jenis algorithm kawalan dan frekuensi pensuisan PBA yang mana keseluruhan memberi kesan kepada rekaan litar PBA dan meningkatkan kerumitan rekaan. PBA boleh direka untuk menjana voltan keluaran tiga fasa. Namun, kebanyakan penyelidik lebih berminat untuk mengurangkan bilangan komponen sebagai rekaan satu fasa dan menggandakan litar tiga kali untuk menjana voltan keluaran tiga-fasa. Pengulangan-tiga-kali (PTK) ialah satu proses mereplika litar sebanyak tiga kali untuk menghasilkan voltan keluaran tiga-fasa daripada litar satu fasa yang mana akan menyumbang kepada jumlah bilangan komponen tiga kali ganda.

Dua cadangan rekaan bernama Penyongsang Berbilang Aras Penukar Matrik Voltan Pemilihan (PBAPMVP) dan Penyongsang Berbilang Aras Penukar Matrik Jejambat-H (PBAPMJ) telah digunakan untuk menyelesaikan masalah PTK. Penukar Matrik (PM) digunakan untuk berkongsi tiga isyarat masukan kepada voltan keluaran tiga fasa. Bagi PBAPMVP ketiga-tiga isyarat masukan PM digunakan sebagai Voltan Maksimum Positif (VMP), Voltan Sifar (VS) dan Voltan Maksimum Negatif (VMN) Manakala bagi PBAPMJ, ketiga-tiga isyarat masukan adalah Positif Atas (PA), Positif Tengah (PT) dan Positif Bawah (PB).

Operasi litar PBAPMVP dan PBAPMH adalah canggih apabila kedua-dua penyongsang berbilang aras dan penukar matrik bersambung secara siri. Oleh itu, satu sistem kawalan baru dicadangkan bernama Algorithm Voltan Pemilihan (AVP) diformulasikan untuk meringkaskan operasi litar yang dicadangkan itu. Tambahan lagi,

operasi mod bercampur menggunakan AVP dan Kawalan Aras Terdekat (KAT) diuji untuk mengkurangkan herotan harmonic seluruh dan memeriksa prestasi fleksibiliti operasi AVP.

Perbandingan dengan litar terbitan lain menunjukkan bahawa PBAPMVP dan PBAPMH yang dicadangkan telah mengkurangkan bilangan komponen PBA pada beberapa aras voltan yang berbeza. Rekaan litar PBAPMVP dan PBAPMH pada aras dua puluh lima mempunyai jumlah suis yang sama, di mana di bawah aras dua puluh lima, PBAPMVP mempunyai bilangan komponen yang terendah. Namun, untuk aras di atas dua puluh lima, PBAPMH mempunyai bilangan komponen yang terendah. PBAPMVP dan PBAPMH telah mengkurangkan suis BK sebanyak 75% berbanding PBA tradisional dan 30% berbanding rekaan PBA moden. Rekaan litar aras tujuh memberi keputusan Herotan Harmonik Seluruh sebanyak 13.38% untuk model simulasi dan 12.9% untuk model perkakasan.

ACKNOWLEDGEMENTS

In the name of Allah, the most gracious, the most merciful, this work has been done based on the Allah mercy, otherwise, this work never has been done or see the light.

I would like to send a special thank you and deepest appreciation to my supervisor, Associate Professor Dr. Nashiren Farzilah Binti Mailah for the time invested in this project, knowledge support, helpful feedback and suggestions. I also gratefully thanked my committee member, Dr. Mohd Amran Mohd Radzi and Dr. Mohd Khair Hassan for all their advices throughout this project. I would like to thank the department staff, researchers and students on their communication and connection.

I would like to thank my father Dr. Mohammed Al-Mahrouk, whose supports and continued encouragements to helped me to achieve and to accomplish my dream. I also would like to thank my Mom, brothers and lonely sister for their support to achieve my goal.

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Doctor of Philosophy. The members of the Supervisory Committee were as follows:

Nashiren Farzilah Binti Mailah, PhD

Associate Professor
Faculty of Engineering
Universiti Putra Malaysia
(Chairman)

Mohd Amran Mohd Radzi, PhD

Associate Professor
Faculty of Engineering
Universiti Putra Malaysia
(Member)

Mohd Khair Hassan, PhD

Associate Professor, Ir
Faculty of Engineering
Universiti Putra Malaysia
(Member)

ZALILAH MOHD SHARIFF, Ph.D

Professor and Dean
School of Graduate Studies
Universiti Putra Malaysia

Date: 10 December 2020

Declaration by Members of Supervisory Committee

This is to confirm that:

- The research conducted and the writing of this thesis was under our supervision;
- Supervision responsibilities as stated in the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) are adhered to.

Signature: _____

Name of Chairman of
Supervisory Committee:

Nashiren Farzilah Binti Mailah

Signature: _____

Name of Member of
Supervisory Committee:

Mohd Amran Mohd Radzi

Signature: _____

Name of Member of
Supervisory Committee:

Mohd Khair Hassan

TABLE OF CONTENTS

	Page
ABSTRACT	i
ABSTRAK	iii
ACKNOWLEDGEMENTS	v
APPROVAL	vi
DECLARATION	viii
LIST OF TABLES	xii
LIST OF FIGURES	xiii
LIST OF ABBREVIATIONS	xv
CHAPTER	
1 INTRODUCTION	1
1.1 Background	1
1.2 Problem Statement	2
1.3 Aims and Objectives	3
1.4 Scope of the Work	4
1.5 Contributions	4
1.6 Thesis Outline	5
2 LITERATURE REVIEW	7
2.1 Multilevel Inverter (MI)	7
2.1.1 MI Designs on Reducing Component Count	11
2.2 Matrix Converter (MC)	21
2.2.1 Direct Matrix Converters (DMC)	21
2.2.2 Indirect Matrix Converters (IMC)	22
2.3 Multilevel Matrix Converter (MMC)	23
2.4 Modulation Technique of MI	28
2.4.1 Low Switching Frequency of MI	28
2.4.2 High Switching Frequency of MI	30
2.5 Performance of MI	30
2.6 Summary	31
3 METHODOLOGY	33
3.1 Introduction	33
3.2 Matrix Converter Operation in Multilevel Inverter Matrix Converter Circuit	34
3.3 Voltage Selection Multilevel Inverter Matrix Converter (VSMIMC)	37
3.3.1 Circuit Design of Seven-Level (7L) VSMIMC	38
3.3.2 Circuit Design of Thirteen-Level (13L) VSMIMC	42
3.3.3 Generalized Form of VSMIMC for High Number of Levels	46

3.3.4	Component Count Equation of VSMIMC	48
3.4	H-Bridge Multilevel Inverter Matrix Converter (HMIMC)	49
3.4.1	Circuit Design of Seven-Level (7L) HMIMC	49
3.4.2	Circuit Design of Thirteen-Level (13L) HMIMC	53
3.4.3	Generalized Form of HMIMC for High Number of Levels	58
3.4.4	Component Count Equation of HMIMC	60
3.5	Mix-mode Operating Control	60
3.6	Design of Simulation Models	63
3.6.1	VSMIMC Simulation	64
3.6.2	HMIMC Simulation	67
3.7	Design of the Practical Implementation	69
3.7.1	Hardware Design	70
3.7.2	Software Algorithm Design	72
3.8	Summary	74
4	RESULTS AND DISCUSSIONS	76
4.1	Introduction	76
4.2	Results of Simulation Models	76
4.2.1	VSMIMC Simulation Results	76
4.2.2	HMIMC Simulation Results	79
4.3	The Component Count Comparison Results	82
4.3.1	Comparison When Assumed BDS and UDS are Equal	82
4.3.2	Comparison When Assumed BDS and UDS are Unequal	85
4.4	The Practical Implementation Results	87
4.5	Performance Results	88
4.5.1	THD Results	88
4.5.2	Power Losses Results	90
4.6	Summary	91
5	CONCLUSION AND RECOMMENDATION	93
5.1	Conclusion	93
5.2	Recommendation and Future Work	93
	REFERENCES	95
	BIODATA OF STUDENT	102
	LIST OF PUBLICATIONS	103

LIST OF TABLES

Table	Page
2.1 The switching table for both DCMI and FCMI equations [22]– [24].	8
2.2 The switching table of cascaded H-Bridge multilevel inverter [26].	9
2.3 The switching table of cascaded diode clamped multilevel inverter [27].	10
2.4 The switching table of T-type Multilevel Inverter (TTMI) [28].	12
2.5 The switching table of cascaded bipolar switched cells [29].	13
2.6 The switching table of Packed U-Cell [30]–[34].	14
2.7 The switching table of cascaded half-bridge MI [35], [36].	15
2.8 The switching table of switched series-parallel sources MI [37], [38].	16
2.9 The switching table of series-connected switched sources MI [39], [40].	17
2.10 The switching table of reversing Voltage MI [41], [42].	18
2.11 The switching table of multilevel Module (MLM) inverter [43].	19
2.12 The switching table of two-switch enabled level generation MI [44].	21
2.13 The switching table cascaded voltage source multilevel matrix converter [50].	24
2.14 The switching table Five-level multilevel matrix converter [53], [54].	26
2.15 The switching table of modified multilevel matrix converter [55], [57].	27
2.16 Previous designs of MI to reduce CC.	32
2.17 Previous designs of integrated MI and MC.	32
3.1 The voltage values at mix-mode operation zones.	61
3.2 One period of mix-mode operation of 7L HMIMC.	62
3.3 The VSMIMC and HMIMC comparison.	74
4.1 The comparison of 7L and 13L of VSMIMC.	78
4.2 The comparison of 7L and 13L of HMIMC.	82
4.3 The CC results when BDS equal to UDS.	83
4.4 The CC results when BDS unequal UDS.	85
4.5 The THD of 7L HMIMC.	89
4.6 Change the THD by number of levels.	89
4.7 The power losses of 7L HMIMC.	91

LIST OF FIGURES

Figure		Page
1.1	Problem statement configuration.	3
2.1	The BDS types (a) common-emitter BDS, (b) common-collector BDS, (c) Reverse BDS and (d) diode bridge BDS [19].	7
2.2	The circuit design of a) DCMI and b) FCMI [20]-[21].	8
2.3	The circuit design of cascaded H-Bridge multilevel inverter [26].	9
2.4	The circuit design of Cascaded diode clamped multilevel inverter [27].	10
2.5	The circuit design of T-type Multilevel Inverter (TTMI) [28].	11
2.6	The circuit design of cascaded bipolar switched cells [29].	12
2.7	The circuit design of Packed U-Cell [30]–[34].	13
2.8	The circuit design of cascaded half-bridge MI [35], [36].	15
2.9	The circuit design of switched series-parallel sources MI [37], [38].	16
2.10	The circuit design of series-connected switched sources MI [39], [40].	17
2.11	The circuit design of reversing Voltage MI [41], [42]	18
2.12	The circuit design of multilevel Module (MLM) inverter [43].	19
2.13	The circuit design of two-switch enabled level generation MI [44].	20
2.14	The circuit design of the single-phase matrix converter[45].	21
2.15	Figure 2.15: The circuit design of the three-phase matrix converter [46].	22
2.16	The circuit design of the 3-by-4 matrix converter [47].	22
2.17	The circuit design of the indirect matrix converter [48], [49].	23
2.18	The circuit design cascaded voltage source multilevel matrix converter [50].	23
2.19	Figure 2.19: The nine switches multilevel matrix converter circuit design [51].	24
2.20	The circuit design of five-level multilevel matrix converter [52].	25
2.21	The circuit design of modified multilevel matrix converter [55], [56].	27
2.22	The circuit design of indirect MC diode clamped MI [58].	28
3.1	The flow chart of this work.	33
3.2	The general proposed connection of MI and MC.	34
3.3	The input signals of the MC.	35
3.4	The block diagram of the proposed VSMIMC.	37
3.5	The VSMIMC circuit connection.	38
3.6	The circuit design of 7L VSMIMC.	39
3.7	Voltage selection algorithm in 7L VSMIMC	40
3.8	The voltage arrangement of 7L VSMIMC.	40
3.9	The overall operation of 7L VSMIMC.	41
3.10	The circuit design of 13L VSMIMC.	42
3.11	Voltage selection algorithm for 13L VSMIMC.	43

3.12	The voltage arrangement of 13L VSMIMC.	44
3.13	The overall operation of 13L VSMIMC.	45
3.14	The general form of VSMIMC upgrading.	46
3.15	The main and sub-blocks of 25L VSMIMC.	48
3.16	The block diagram of the proposed HMIMC.	49
3.17	The circuit design of 7L HMIMC.	50
3.18	Voltage selection algorithm in 7L HMIMC.	51
3.19	The voltage arrangement of 7L HMIMC.	51
3.20	The overall operation of 7L HMIMC.	53
3.21	The circuit design of the 13L HMIMC.	54
3.22	Voltage selection algorithm in 13L HMIMC.	55
3.23	The voltage arrangement of 13L HMIMC.	55
3.24	The overall operation of 13L HMIMC.	57
3.25	The general form of HMIMC upgrading.	58
3.26	The main and sub-blocks of 25L HMIMC.	59
3.27	The NLC ST at 350Hz.	61
3.28	The main block of the VSMIMC and HMIMC in MATLAB-Simulink simulation program.	63
3.29	The MATLAB-Simulink design of 7L VSMIMC.	64
3.30	The MATLAB-Simulink design of 13L VSMIMC.	66
3.31	The MATLAB-Simulink design of 7L HMIMC.	68
3.32	The MATLAB-Simulink design of 13L HMIMC.	69
3.33	The block diagram for the hardware model of HMIMC.	70
3.34	The hardware component design.	71
3.35	Experimental prototype of HMIMC.	72
3.36	Arduino pins connected to MC and H-bridge switches.	73
3.37	The flow chart of the software program.	74
4.1	The 7L VSMIMC signals (a) input signal of MC and (b) the output signal of MC.	77
4.2	The 13L VSMIMC signals (a) input signal of MC and (b) the output signal of MC.	78
4.3	The 7L HMIMC signals (a) the MC input signal (b) the MC output signal and (c) the three-phase output voltage signal.	80
4.4	The 13L HMIMC signals (a) the MC input signal (b) the MC output signal and (c) the three-phase output voltage signal.	81
4.5	Comparison of CC when BDS equal to UDS.	84
4.6	Comparison of CC when BDS equal to two UDS.	86
4.7	The three-phase output voltage of HMIMC (a) at 50 Hz (b) at 350Hz.	87
4.8	The output signal of 7L HMIMC using mix-mode operation.	88
4.9	The THD of 7L HMIMC using mix-mode operation (a) MATLAB THD and (b) hardware THD.	89
4.10	The conduction losses and switching losses of 7L HMIMC.	90

LIST OF ABBREVIATIONS

AC	Alternative Current
A_c	Carrier Amplitude
AI	Artificial Intelligence
A_r	Reference Amplitude
BDS	Bidirectional Switch
BJT	Bipolar Junction Transistor
CBSC	Cascaded Bipolar Switched Cells
CC	Component Count
CC BDS	Common Collector Bidirectional Switch
CDCMI	Cascaded Diode Clamped Multilevel Inverter
CE BDS	Common Emitter Bidirectional Switch
CHBMI	Cascaded Half-Bridge Multilevel Inverter
CHMI	Cascaded H-Bridge Multilevel Inverter
CVS-MMC	Cascaded Voltage Source Matrix Multilevel Inverter
DC	Direct Current
DCMI	Diode Clamped Multilevel Inverter
DMC	Direct Matrix Converter
E_{fall}	Fall Energy losses
EP	Equal Phase
E_{rise}	Rise Energy losses
EV	Electrical Vehicles
FACTS	Flixble Alternative Current Transmission System
f_c	Carrier Frequency
FCMI	Flying Capacitor Multilevel Inverter
FF	Feed-Forward
f_r	Reference Frequency
f_{sw}	Switching Frequency
GA	Genetic Algorithm
HEP	Half Equal Phase
HH	Half Hight

HMIMC	H-bridge Multilevel Inverter Matrix Converter
HSF	High Switching Frequency
HVDC	High Voltage Direct Current
Hz	Hertz
H/L	High or Low
IDE	Integrated Development Environment
IGBT	Insulated Gate Bipolar Transistor
IMC	Indirect Matrix Converter
IoT	Internet of Things
I_{SAV}	Average Switch Current
I/O	Input or Output
J	Joule
L	Constant Changed Voltage Values
LED	Light-emitting Diode
LP	Lower Positive
LSF	Low Switching Frequency
M	State-matrix
m	Milli
M^3C	Modified Multilevel Matrix Converter
MC	Matrix Converter
MI	Multilevel Inverter
MLM	Multilevel Module
MMC	Multilevel Matrix Converter
MNB	Maximum Negative Block
MNV	Maximum Negative Voltage
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
MP	Middle Positive
MPB	Maximum Positive Block
MPV	Maximum Positive Voltage
n	nano
NLC	Nearest Level Control
NVC	Nearest Vector Control
p	pico
P_{CL}	Power Conducting Losses

P_{SL}	Power Switching Losses
PSO	Practical SWARM Optimization
PUC	Packed U-Cell
PV	Photovoltaic
PWM	Pulse Width Modulation
R BDS	Reverse Bidirection Switch
R_c	Collector-emitter Resistance
RM	Ringgit Malaysian
RMS	Root Mean Square
RVMI	Reversing Voltage Multilevel Inverter
s	Second
SB	Sub-block
SCSS	Series Connected Switched Source
SHE	Selective Harmonic Elimination
SM	Sub-model
SPMC	Single Phase MC
SSPS	Switched Series Parallel Sources
ST	Sample Time
SVC	Space Vector Control
SVM	Space Vector Modulation
THD	Total Harmonics Distortion
Trad MI	Traditional Multilevel Inverter
TTMI	T-type Multilevel Inverter
TTR	Three Time Repetition
u	micro
UDS	Unidirectional Switch
UP	Upper Positive
V	Voltage
V_1	Amplitude voltage of fundamental frequency
V_{CEO}	Collector Emitter Voltage
VSA	Voltage Selection Algorithm
VSMI	Voltage Selection Multilevel Inverter
VSMIMC	Voltage Selection Multilevel Inverter Matrix Converter
W	Watt

Z	Zone
ZV	Zero Voltage
ZVB	Zero Voltage Block
°	Degrees
α	Alpha
Ω	Ohms
2SELG	Two-Switch Enabled Level Generation
5L-MMC	Five-Levels of Multilevel Matrix Converter
9S-MMC	Nine Switches Multilevel Matrix Converter



CHAPTER 1

INTRODUCTION

1.1 Background

Nowadays, power electronics converters are widely used in generation, transmission and distribution of electricity. In a generation, renewable energy systems need the power electronics converters to convert Direct Current (DC) power to Alternating Current (AC) power in order to make a suitable connection with the electrical grid. The on-grid connection of renewable energy devices have decreased the cost of the renewable energy system set up by excluding the battery and it also helped in electricity bills saving [1]. High power electronics converters have also been utilized in transmission system through the employment of High Voltage Direct Current (HVDC) system [2] and Flexible Alternating Current Transmission Systems (FACTS) [3] devices where power electronics converters have helped in transmitting bulk power over very long distances at higher efficiency, lower losses, and increased the quality of supply and stability respectively. While in distribution, power electronics converters are used in filtration and measurement such as shunt active power filter and smart meter applications [3], [4].

Many of the electrical loads now resort to adopting power electronics converters to regulate the load to operate at high quality and efficiency in applications such as lighting, heating and cooling to name a few. In general, power electronics converters are used in various area of electricity to support the system with smart operations and high efficiency. This has brought the attention to the need to decrease the generation cost and limit the demands load. These issues have been worked on in several different approaches. For example, first, through the usage of renewable energy technologies such as solar cells and wind turbine electrical generations. Second, through the use of energy-saving devices or applications such as Light-emitting diode (LED) light, where each LED light contains a power electronics converter to convert the power from AC to DC. Third, through government policies or incentives, where the government support publics and companies to use hybrid or Electrical Vehicles (EV), as power electronics converters are used to control and operate the electric motors. There are so many more measures taken and not limited to those three.

One of power electronics converters that has gained much attention is Multilevel Inverter (MI), a converter that converts DC power to AC power and has found applications in a wide range covering from low, medium and high voltage applications. Many recent applications have included MI in their designs such as the Internet of Things (IoT) [5], sustainable energies [6], Electrical Vehicles (EVs) [7] and smart grid [8][9]. This means any simple development or improvement in MI circuit design or operation control, it can be directly applied in top current research applications, or in the applications of generation, transmission and distribution of electricity, where some government benefits can be established.

The first generation of MI includes diodes such as diode clamped MI and another design uses capacitors such as flying capacitors MI. The recent designs of MIs focus on the active design of MI, where non-clamped diodes or capacitors are used. The active MI devices reduce the power losses and the cost so that the researchers preferred to use this type of designs. The cascaded H-bridge MI is also one of the first generations of MI, where in this design an isolated transformer is needed. With the inclusion of transformers in the MI design has increased the cost, weight, size and power losses. Therefore, several transformerless MI designs are studied and applied in several types of applications.

Another power electronics converter that has gained popularity is Matrix Converter (MC), an AC to AC power electronics converter and has been widely used in the motor control applications. The traditional MC has nine interconnected bidirectional switches distributed among 3-by-3 matrix shape, with three input signals and three output signals, where any output signal can be connected from any input signal. This is one of the main features of MC that is sharing the input signals to any output loads.

1.2 Problem Statement

There are many problems and challenges faced for MI circuit design to be more feasible in medium and high voltage applications. Based on the literature reviews, there have been found four main problems of MI to be highlighted and then discussed.

First, huge number of switches used in MI has made this to be one of the main challenges in MI as the cost and power losses can be greatly increased. Furthermore, the single-phase MI switches are tripled in order to produce three-phase output voltage, which has made many researchers to focus on reducing the component count (CC) switches. Moreover, the designs that use Bidirectional Switch (BDS) instead of Unidirectional Switch (UDS), means that the researchers need to double the number of switches, therefore, making their designs more complicated and intricate [10], [11].

Second, the Total Harmonics Distortion (THD) value still pose a problem eventhough MI has been used. THD reduction to be within the standard values by increasing the number of output voltage levels is an inefficient solution. Therefore, in the design of MI, the number of levels, the type of operation controls and the switching frequency values that are required, should be balanced and taken into account of each other [12], [13].

Third, the power losses in the MI circuit can be handled in two ways; the number of switches count and the triggering frequency value. The power losses increased when the number of switches and the triggering frequency are increased. Furthermore, the power losses of BDS can be higher than the UDS [14]–[16].

Lastly, fourth, the operation of MI is divided into two types; Low Switching Frequency (LSF) and High Switching Frequency (HSF). HSF consumes higher power losses by

the switches, which will decrease the efficiency of the total power converted, especially when a high number of MI switches are used. Additional losses are consumed when the BDS is used instead of UDS [17], [18]. All these problems are interconnected as shown in Figure 1.1.

Moreover, replicating the circuit three times to produce a three-phase output voltage from a single-phase circuit has contributed to thrice the number of CC and is defined as Three-Time-Repetition (TTR). Diminution effect of TTR can reduce the CC switches of MI as reducing each switch will reduce additional components such as the gate drivers circuit.




Figure 1.1: Problem statement configuration.

The motivation of this work is to propose an integrated Multilevel Inverter Matrix Converter (MIMC) that has a minimum CC of switching devices and solve the TTR problem that exists in DC to three-phase AC system. This is carry out by proposing two new circuit arrangements with specific control algorithms. The circuit will integrate MI and MC circuits in a compact structure utilizing UDS and positive DC voltage supply. The proposed MIMC will be controlled with specific control algorithm that will minimize THD value. This research aspect is important as the number of components in the converter can increase the cost, size, complexity and power losses.

1.3 Aims and Objectives

The aim of this work is to design, develop and construct an integrated MIMC. The work has the following objectives to accomplish the novelty:

- 1.To design Voltage Selection Multilevel Inverter Matrix Converter (VSMIMC) that reduce CC and solve TTR.
- 2.To design H-bridge Multilevel Inverter Matrix Converter (HMIMC) that is improved from VSMIMC with positive DC voltage supply using UDS and H-bridge circuit.
- 3.To develop Voltage Selection Algorithm (VSA) for controlling VSMIMC and HMIMC circuit.
- 4.To validate 7L HMIMC controlled by VSA with a laboratory model.

1.4 Scope of the Work

The scope of this work focuses on the DC to AC converter that will generate multilevel output voltages. It consists of MI and MC that will both operate simultaneously in synchronism with each other. For the input voltages to DC side, only equal and symmetrical voltage sources are used. Insulated Gate Bipolar Transistor (IGBT) is selected as the switching device. The proposed circuit will be simulated using MATLAB-Simulink to verify and validate its operation and performance. Later, a laboratory model of the best circuit will be constructed and compared with its simulation model.

The number of the CC of MI switches will be calculated at three-phase operations, where a CC equation is then formulated with respect to the number of output voltage levels. The MI switches for both UDS and BDS types are clearly demonstrated and emphasized. Comparisons of the CC of others' designs and proposed design are carried out and determined. Elimination of the TTR problem is one of the key components in reducing the number of component count.

A new control algorithm will be developed for controlling MI and MC simultaneously. This algorithm will be formulated at LSF and developed for the simulation model using MATLAB-Simulink program. Then, the algorithm will be coded using Arduino for the laboratory model. The results of both simulation and laboratory models are then compared and analyzed.

1.5 Contributions

There are four contributions of this work. They are: -

1. An integrated MIMC circuit has been successfully designed and developed that has solved TTR problem and decrease the total CC of the circuit. This is a novelty because the others' designed circuits have only managed to reduce CC based on single-phase circuit through MI. However, they faced increased number of CC when they replicated the single-phase circuit for three-phase circuit due to TTR.

2. A new design circuit called Voltage Selection Multilevel Inverter Matrix Converter has been successfully filed for patent. This VSMIMC has been designed using BDS. It contains Voltage Selection Multilevel Inverter (VSMI) and MC circuit. The design has been formulated mathematically and simulated in MATLAB-Simulink program successfully. A generalized circuit is then established for a higher number of level upgrades. In addition, the formulation of equations to calculate CC switches with respect to the number of levels has been provided.
3. A second new design circuit has been invented consequently based on VSMIMC, called H-Bridge Multilevel Inverter Matrix Converter and has been successfully simulated and constructed in the lab. This HMIMC design used UDSs instead of BDSs by employing an extra three H-bridge circuits. This design circuit shows better results in reducing the component count. The operating system of HMIMC is verified mathematically and through MATLAB-Simulink simulation. A generalized circuit is then established for a higher number of level upgrades for HMIMC. In addition, the formulation of equations to calculate CC switches with respect to the number of levels has also been provided.
4. A new algorithm system has been designed to operate the VSMIMC and HMIMC circuits using a new proposed algorithm called: Voltage Selection Algorithm. This algorithm provides three-phase controlling steps to synchronize the operation of MI and MC of VSMIMC circuit and also synchronize the operation of MI, MC and H-bridge of HMIMC circuit.

1.6 Thesis Outline

This thesis is organized in five chapters. Chapter 1 gives an introduction to the importance and the application of power electronics converters. It also highlighted the challenges and the problems faced by power electronics converters and the measures taken to solve them. Problem statements, aim, objectives and scope of the work are also defined. The chapter ends with the contributions of the work.

Chapter 2 starts with an overview of different published designs of MI, MC and MIMC. The literature reviews focus on the MI designs that reduced the number of component count and TTR problems. It then follows on the modulation techniques of MI and ended with the performance of the MI.

Chapter 3 provides the theory and methodology of the two proposed circuit designs. The flow chart of this work is also presented. The first proposed circuit VSMIMC is designed, operated, generalized its form and counted mathematically. The second proposed HMIMC is also designed, operated, generalized its form and counted mathematically. Mix-mode operation of HMIMC is explained. The design of the simulation and hardware model are also presented.

Chapter 4 presents the results obtained from MATLAB-Simulink to verify the mathematical operation of VSMIMC and HMIMC. After that, the results of CC comparison in two conditions with a different number of levels are presented. Then the hardware and software implementation results of 7L HMIMC is presented, followed by the hardware costs.

Chapter 5 concludes the research findings on VSMIMC and HMIMC, after that the chapter provides suggestions for future research works based on the study findings.



REFERENCES

- [1] S. Amamra, K. Meghriche, A. Cherifi, and B. Francois, "Multilevel Inverter Topology for Renewable Energy Grid Integration," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 8855–8866, 2017, doi: 10.1109/TIE.2016.2645887.
- [2] L. Zhang *et al.*, "Modeling, control, and protection of modular multilevel converter-based multi-terminal HVDC systems: A review," *CSEE J. Power Energy Syst.*, vol. 3, no. 4, pp. 340–352, 2017, doi: 10.17775/CSEEJPES.2017.00440.
- [3] P. Khamphakdi, M. Nitta, M. Hagiwara, and H. Akagi, "Zero-Voltage Ride-Through Capability of a Transformerless Back-To-Back System Using Modular Multilevel Cascade Converters for Power Distribution Systems," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2730–2741, 2016, doi: 10.1109/TPEL.2015.2445379.
- [4] B. Zhao, Q. Song, J. Li, Y. Wang, and W. Liu, "Modular Multilevel High-Frequency-Link DC Transformer Based on Dual Active Phase-Shift Principle for Medium-Voltage DC Power Distribution Application," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 1779–1791, 2017, doi: 10.1109/TPEL.2016.2558660.
- [5] S. Sivaranjani and R. Rajeswari, "Internet of Things Based Industrial Automation Using Brushless DC Motor Application with Resilient Directed Neural Network Control FED Virtual Z-Source Multilevel Inverter Topology," *Wirel. Pers. Commun.*, vol. 102, no. 4, pp. 3239–3254, 2018, doi: 10.1007/s11277-018-5365-6.
- [6] J. Li, J. Liu, D. Boroyevich, P. Mattavelli, and Y. Xue, "Three-level Active Neutral-Point-Clamped Zero-Current-Transition Converter for Sustainable Energy Systems," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3680–3693, 2011, doi: 10.1109/TPEL.2011.2161890.
- [7] A. Sheir, M. Z. Youssef, and M. Orabi, "A Novel Bidirectional T-Type Multilevel Inverter for Electric Vehicle Applications," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 6648–6658, 2019, doi: 10.1109/TPEL.2018.2871624.
- [8] X. Zhao, L. Chang, R. Shao, and K. Spence, "Power system support functions provided by smart inverters—A review," *CPSS Trans. Power Electron. Appl.*, vol. 3, no. 1, pp. 25–35, 2018, doi: 10.24295/CPSSSTPEA.2018.00003.
- [9] M. A. Shuvra and B. Chowdhury, "Distributed dynamic grid support using smart PV inverters during unbalanced grid faults," *IET Renew. Power Gener.*, vol. 13, no. 4, pp. 598–608, 2019, doi: 10.1049/iet-rpg.2018.5761.
- [10] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, "Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation," *IEEE Access*, vol. 7, pp. 54888–54909, 2019, doi: 10.1109/ACCESS.2019.2913447.
- [11] A. Masaoud, H. W. Ping, S. Mekhilef, and A. S. Taallah, "New Three-Phase Multilevel Inverter With Reduced Number of Power Electronic Components,"

- IEEE Trans. Power Electron.*, vol. 29, no. 11, pp. 6018–6029, 2014, doi: 10.1109/TPEL.2014.2298616.
- [12] M. Srndovic, A. Zhetessov, T. Alizadeh, Y. L. Familiant, G. Grandi, and A. Ruderman, “Simultaneous Selective Harmonic Elimination and THD Minimization for a Single-Phase Multilevel Inverter With Staircase Modulation,” *IEEE Trans. Ind. Appl.*, vol. 54, no. 2, pp. 1532–1541, 2018, doi: 10.1109/TIA.2017.2775178.
- [13] N. Yousefpoor, S. H. Fathi, N. Farokhnia, and H. A. Abyaneh, “THD Minimization Applied Directly on the Line-to-Line Voltage of Multilevel Inverters,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 373–380, 2012, doi: 10.1109/TIE.2011.2143373.
- [14] B. Zhao *et al.*, “Practical Analytical Model and Comprehensive Comparison of Power Loss Performance for Various MMCs Based on IGCT in HVDC Application,” *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 2, pp. 1071–1083, 2019, doi: 10.1109/JESTPE.2018.2871191.
- [15] L. Yang, Y. Li, Z. Li, P. Wang, S. Xu, and R. Gou, “A Simplified Analytical Calculation Model of Average Power Loss for Modular Multilevel Converter,” *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 2313–2322, 2019, doi: 10.1109/TIE.2017.2779417.
- [16] J. Yang, Z. He, J. Ke, and M. Xie, “A New Hybrid Multilevel DC–AC Converter With Reduced Energy Storage Requirement and Power Losses for HVDC Applications,” *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2082–2096, 2019, doi: 10.1109/TPEL.2018.2839117.
- [17] A. Edpuganti and A. K. Rathore, “A Survey of Low Switching Frequency Modulation Techniques for Medium-Voltage Multilevel Converters,” *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 4212–4228, 2015, doi: 10.1109/TIA.2015.2437351.
- [18] K. Gnanasambandam, A. K. Rathore, A. Edpuganti, D. Srinivasan, and J. Rodriguez, “Current-Fed Multilevel Converters: An Overview of Circuit Topologies, Modulation Techniques, and Applications,” *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3382–3401, 2017, doi: 10.1109/TPEL.2016.2585576.
- [19] J. Zhang, L. Li, and D. G. Dorrell, “Control and Applications of Direct Matrix Converters : A Review,” *Chinese J. Electr. Eng.*, vol. 4, no. 2, pp. 18–27, 2018.
- [20] A. Nabae, I. Takahashi, and H. Akagi, “A New Neutral-Point-Clamped PWM Inverter,” *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, 1981, doi: 10.1109/TIA.1981.4503992.
- [21] T. A. Meynard and H. Foch, “Multi-level conversion: high voltage choppers and voltage-source inverters,” *PESC '92 Rec. 23rd Annu. IEEE Power Electron. Spec. Conf.*, pp. 397–403, 1992, doi: 10.1109/PESC.1992.254717.
- [22] M. B. Abadi, A. M. S. Mendes, and S. M. Â. Cruz, “Method to diagnose open-circuit faults in active power switches and clamp-diodes of three-level neutral-point clamped inverters,” *IET Electr. Power Appl.*, vol. 10, no. 7, pp. 623–632, 2016, doi: 10.1049/iet-epa.2015.0644.
- [23] A. Shukla, A. Ghosh, and A. Joshi, “Flying-Capacitor-Based Chopper Circuit

- for DC Capacitor Voltage Balancing in Diode-Clamped Multilevel Inverter,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2249–2261, 2010, doi: 10.1109/TIE.2009.2029527.
- [24] S. D. G. Jayasinghe, D. M. Vilathgamuwa, and U. K. Madawala, “Diode-Clamped Three-Level Inverter-Based Battery/Supercapacitor Direct Integration Scheme for Renewable Energy Systems,” *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3720–3729, 2011, doi: 10.1109/TPEL.2011.2148178.
- [25] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, “Multilevel inverter topologies with reduced device count: A review,” *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 135–151, 2016, doi: 10.1109/TPEL.2015.2405012.
- [26] R. H. Baker, “United States Patent,” US3867643A, 1980.
- [27] C. Rech and J. R. Pinheiro, “Hybrid Multilevel Converters: Unified Analysis and Design Considerations,” *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 1092–1104, 2007, doi: 10.1109/TIE.2007.892255.
- [28] G. Ceglia, V. Guzman, C. Sanchez, F. Ibanez, J. Walter, and M. I. Gimenez, “A New Simplified Multilevel Inverter Topology for DC–AC Conversion,” *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1311–1319, 2006, doi: 10.1109/TPEL.2006.880303.
- [29] E. Babaei, “A Cascade Multilevel Converter Topology With Reduced Number of Switches,” *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2657–2664, 2008, doi: 10.1109/TPEL.2008.2005192.
- [30] Y. Ounejjar and K. Al-Haddad, “Multilevel hysteresis controller of the novel seven-level packed U cells converter,” in *SPEEDAM 2010*, 2010, pp. 186–191, doi: 10.1109/SPEEDAM.2010.5542178.
- [31] Y. Ounejjar, K. Al-Haddad, and L. Grégoire, “Packed U Cells Multilevel Converter Topology: Theoretical Study and Experimental Validation,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1294–1306, 2011, doi: 10.1109/TIE.2010.2050412.
- [32] Y. Ounejjar, K. Al-Haddad, and L. Grégoire, “Novel three phase seven level PWM converter,” in *2009 IEEE Electrical Power & Energy Conference (EPEC)*, 2009, pp. 1–6, doi: 10.1109/EPEC.2009.5420867.
- [33] Y. Ounejjar and K. Al-Haddad, “A new high power efficiency cascaded U cells multilevel converter,” in *2009 IEEE International Symposium on Industrial Electronics*, 2009, pp. 483–488, doi: 10.1109/ISIE.2009.5214290.
- [34] Y. Ounejjar and K. Al-Haddad, “A novel high energetic efficiency multilevel topology with reduced impact on supply network,” in *2008 34th Annual Conference of IEEE Industrial Electronics*, 2008, pp. 489–494, doi: 10.1109/IECON.2008.4758002.
- [35] G.-J. Su, “Multilevel DC-link inverter,” *IEEE Trans. Ind. Appl.*, vol. 41, no. 3, pp. 848–854, 2005, doi: 10.1109/TIA.2005.847306.
- [36] G.-J. Su, “Multilevel DC link inverter,” in *Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting.*, 2004, vol. 2, pp. 806–812 vol.2, doi: 10.1109/IAS.2004.1348506.
- [37] Y. Hinago and H. Koizumi, “A single phase multilevel inverter using switched

- series/parallel DC voltage sources,” in *2009 IEEE Energy Conversion Congress and Exposition*, 2009, pp. 1962–1967, doi: 10.1109/ECCE.2009.5316515.
- [38] Y. Hinago and H. Koizumi, “A Single-Phase Multilevel Inverter Using Switched Series/Parallel DC Voltage Sources,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2643–2650, 2010, doi: 10.1109/TIE.2009.2030204.
- [39] W. Choi and F. Kang, “H-bridge based multilevel inverter using PWM switching function,” in *INTELEC 2009 - 31st International Telecommunications Energy Conference*, 2009, pp. 1–5, doi: 10.1109/INTLEC.2009.5351886.
- [40] S. H. Lee and F. S. Kang, “A new structure of H-bridge Multilevel inverter,” in *Proc. KIPE Conf*, 2008, pp. 388–390.
- [41] E. Najafi, A. H. M. Yatim, and A. S. Samosir, “A new topology -Reversing Voltage (RV) - for multi level inverters,” in *2008 IEEE 2nd International Power and Energy Conference*, 2008, pp. 604–608, doi: 10.1109/PECON.2008.4762547.
- [42] E. Najafi and A. H. M. Yatim, “Design and Implementation of a New Multilevel Inverter Topology,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 11, pp. 4148–4154, 2012, doi: 10.1109/TIE.2011.2176691.
- [43] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, “A New Multilevel Converter Topology With Reduced Number of Power Electronic Components,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 655–667, 2012, doi: 10.1109/TIE.2011.2151813.
- [44] M. F. Kangarlu and E. Babaei, “A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters,” *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 625–636, 2013, doi: 10.1109/TPEL.2012.2203339.
- [45] B. Bednar, P. Drabek, and M. Pittermann, “Algorithm implementation of traction converter topology based on MFT and single phase matrix converter,” *Electr. Eng.*, vol. 99, no. 4, pp. 1305–1315, 2017, doi: 10.1007/s00202-017-0607-2.
- [46] P. W. Wheeler, J. Rodriguez, J. C. Clare, L. Empringham, and A. Weinstein, “Matrix converters: a technology review,” *IEEE Trans. Ind. Electron.*, vol. 49, no. 2, pp. 276–288, 2002, doi: 10.1109/41.993260.
- [47] K. Kobravi, R. Iravani, and H. A. Kojori, “Three-Leg/Four-Leg Matrix Converter Generalized Modulation Strategy-Part I: A New Formulation,” *IEEE Trans. Ind. Electron.*, vol. 60, no. 3, pp. 848–859, Mar. 2013, doi: 10.1109/TIE.2012.2188260.
- [48] M. Uddin, S. Mekhilef, M. Mubin, M. Rivera, and J. Rodriguez, “Model Predictive Torque Ripple Reduction with Weighting Factor Optimization Fed by an Indirect Matrix Converter,” *Electr. Power Components Syst.*, vol. 42, no. 10, pp. 1059–1069, 2014, doi: 10.1080/15325008.2014.913739.
- [49] M. Uddin, S. Mekhilef, M. Rivera, and J. Rodriguez, “Imposed Weighting Factor Optimization Method for Torque Ripple Reduction of IM Fed by Indirect Matrix Converter with Predictive Control Algorithm,” *J. Electr. Eng. Technol.*, vol. 10, no. 1, pp. 227–242, Jan. 2015, doi:

10.5370/JEET.2015.10.1.227.

- [50] S. Thamizharasan, J. Baskaran, and S. Ramkumar, "A New Cascaded Multilevel Inverter Topology with Voltage Sources Arranged in Matrix Structure," *J. Electr. Eng. Technol.*, vol. 10, no. 4, pp. 1552–1557, Jul. 2015, doi: 10.5370/JEET.2015.10.4.1552.
- [51] V. Mahajan, P. Agarwal, and H. O. Gupta, "Implementation of High-Voltage Multilevel Harmonic Filter Based on Rotated Carrier Modulation and Artificial Intelligence-Based Controllers," *Arab. J. Sci. Eng.*, vol. 39, no. 10, pp. 7127–7143, 2014, doi: 10.1007/s13369-014-1280-7.
- [52] L. Qiu, L. Xu, K. Wang, Z. Zheng, and Y. Li, "Research on Output Voltage Modulation of a Five-Level Matrix Converter," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 2568–2583, 2017, doi: 10.1109/TPEL.2016.2581831.
- [53] Q. Jianglei, X. Lie, W. Lina, and H. Yannia, "Research on the modulation of a three-level matrix converter with reduced common mode voltage," *J. Eng.*, vol. 2018, no. 13, pp. 607–613, 2018, doi: 10.1049/joe.2018.0063.
- [54] Q. Jianglei, X. Lie, W. Lina, and H. Yannian, "Research on the modulation and control of multilevel matrix converter," *J. Eng.*, vol. 2018, no. 13, pp. 614–621, 2018, doi: 10.1049/joe.2018.0058.
- [55] B. Fan *et al.*, "A Branch Current Reallocation Based Energy Balancing Strategy for the Modular Multilevel Matrix Converter Operating Around Equal Frequency," vol. 8993, no. c, 2017, doi: 10.1109/TPEL.2017.2685431.
- [56] M. Diaz, R. Cárdenas, M. Espinoza, A. Mora, and P. Wheeler, "Modelling and Control of the Modular Multilevel Matrix Converter and its application to Wind Energy Conversion Systems," 2016, no. 1140337, pp. 5052–5057.
- [57] S. Liu, X. Wang, Y. Meng, P. Sun, H. Luo, and B. Wang, "A decoupled control strategy of modular multilevel matrix converter for fractional frequency transmission system," *IEEE Trans. Power Deliv.*, vol. 32, no. 4, pp. 2111–2121, 2017, doi: 10.1109/TPWRD.2016.2646384.
- [58] N. Taib, B. Metidji, and T. Rekioua, "Performance and efficiency control enhancement of wind power generation system based on DFIG using three-level sparse matrix converter," *Int. J. Electr. Power Energy Syst.*, vol. 53, pp. 287–296, 2013, doi: <https://doi.org/10.1016/j.ijepes.2013.05.019>.
- [59] H. Wang *et al.*, "Topology and Modulation Scheme of a Three-Level Third-Harmonic Injection Indirect Matrix Converter," vol. 0046, no. c, pp. 1–10, 2017, doi: 10.1109/TIE.2017.2694386.
- [60] K. Fouad, H. Merabet, A. Allali, A. Taibi, and M. Denai, "Multivariable control of a grid-connected wind energy conversion system with power quality enhancement," *Energy Syst.*, vol. 9, no. 1, pp. 25–57, 2018, doi: 10.1007/s12667-016-0223-7.
- [61] F. L. Luo, "Investigation on best switching angles to obtain lowest THD for multilevel DC/AC inverters," in *2013 IEEE 8th Conference on Industrial Electronics and Applications (ICIEA)*, 2013, pp. 1814–1818, doi: 10.1109/ICIEA.2013.6566663.
- [62] J. Rodriguez, L. Moran, P. Correa, and C. Silva, "A vector control technique for medium-voltage multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49,

no. 4, pp. 882–888, 2002, doi: 10.1109/TIE.2002.801235.

- [63] M. Perez, J. Rodriguez, J. Pontt, and S. Kouro, “Power Distribution in Hybrid Multi-cell Converter with Nearest Level Modulation,” in *2007 IEEE International Symposium on Industrial Electronics*, 2007, pp. 736–741, doi: 10.1109/ISIE.2007.4374688.
- [64] P. N. Enjeti, P. D. Ziogas, and J. F. Lindsay, “Programmed PWM techniques to eliminate harmonics: a critical evaluation,” *IEEE Trans. Ind. Appl.*, vol. 26, no. 2, pp. 302–316, 1990, doi: 10.1109/28.54257.
- [65] T. Xinyuan and B. Jingming, “An algebraic algorithm for generating optimal PWM waveforms for AC drives. I. Selected harmonic elimination,” in *PESC’91 Record 22nd Annual IEEE Power Electronics Specialists Conference*, 1991, pp. 402–408.
- [66] J. Sun and H. Grotstollen, “Solving nonlinear equations for selective harmonic eliminated PWM using predicted initial values,” in *Proceedings of the 1992 International Conference on Industrial Electronics, Control, Instrumentation, and Automation*, 1992, pp. 259–264 vol.1, doi: 10.1109/IECON.1992.254623.
- [67] B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, “Harmonic optimization of multilevel converters using genetic algorithms,” *IEEE Power Electron. Lett.*, vol. 3, no. 3, pp. 92–95, 2005, doi: 10.1109/LPEL.2005.856713.
- [68] H. Taghizadeh and M. T. Hagh, “Harmonic Elimination of Cascade Multilevel Inverters with Nonequal DC Sources Using Particle Swarm Optimization,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 11, pp. 3678–3684, 2010, doi: 10.1109/TIE.2010.2041736.
- [69] K. Yang, Z. Yuan, R. Yuan, W. Yu, J. Yuan, and J. Wang, “A Groebner Bases Theory-Based Method for Selective Harmonic Elimination,” *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 6581–6592, 2015, doi: 10.1109/TPEL.2014.2388077.
- [70] G. Carrara, S. Gardella, M. Marchesoni, R. Salutati, and G. Sciotto, “A new multilevel PWM method: a theoretical analysis,” *IEEE Trans. Power Electron.*, vol. 7, no. 3, pp. 497–505, 1992, doi: 10.1109/63.145137.
- [71] R. Naderi and A. Rahmati, “Phase-Shifted Carrier PWM Technique for General Cascaded Inverters,” *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1257–1269, 2008, doi: 10.1109/TPEL.2008.921186.
- [72] V. Dargahi, A. K. Sadigh, M. Abarzadeh, M. R. A. Pahlavani, and A. Shoulaie, “Flying Capacitors Reduction in an Improved Double Flying Capacitor Multicell Converter Controlled by a Modified Modulation Method,” *IEEE Trans. Power Electron.*, vol. 27, no. 9, pp. 3875–3887, 2012, doi: 10.1109/TPEL.2012.2188647.
- [73] A. Alexander S, “Development of solar photovoltaic inverter with reduced harmonic distortions suitable for Indian sub-continent,” *Renew. Sustain. Energy Rev.*, vol. 56, pp. 694–704, 2016, doi: <https://doi.org/10.1016/j.rser.2015.11.092>.
- [74] J. I. Leon, S. Vazquez, S. Kouro, L. G. Franquelo, J. M. Carrasco, and J. Rodriguez, “Unidimensional Modulation Technique for Cascaded Multilevel Converters,” *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 2981–2986, 2009,

doi: 10.1109/TIE.2009.2016510.

- [75] J. I. Leon *et al.*, “Conventional Space-Vector Modulation Techniques Versus the Single-Phase Modulator for Multilevel Converters,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2473–2482, 2010, doi: 10.1109/TIE.2009.2034674.
- [76] J. Liu, Y. Sun, Y. Li, and C. Fu, “Theoretical harmonic analysis of cascaded H-bridge inverter under hybrid pulse width multilevel modulation,” *IET Power Electron.*, vol. 9, no. 14, pp. 2714–2722, 2016, doi: 10.1049/iet-pel.2016.0163.
- [77] “IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems,” *IEEE Std 519-2014 (Revision of IEEE Std 519-1992)*, pp. 1–29, 2014, doi: 10.1109/IEEESTD.2014.6826459.
- [78] N. Sandeep and U. R. Yaragatti, “Operation and Control of a Nine-Level Modified ANPC Inverter Topology With Reduced Part Count for Grid-Connected Applications,” *IEEE Trans. Ind. Electron.*, vol. 65, no. 6, pp. 4810–4818, 2018, doi: 10.1109/TIE.2017.2774723.
- [79] A. K. Sadigh, V. Dargahi, and K. A. Corzine, “Analytical Determination of Conduction and Switching Power Losses in Flying-Capacitor-Based Active Neutral-Point-Clamped Multilevel Converter,” *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5473–5494, 2016, doi: 10.1109/TPEL.2015.2498107.
- [80] A. Mohammed, N. F. Mailah, M. A. M. Radzi, M. K. Hassan, Y. K. Wu, and Y. Hu, “Modulation Index Sets of Low Switching Frequency Multilevel Inverters for Wind Generation System,” in *2018 IEEE PES Asia-Pacific Power and Energy Engineering Conference (APPEEC)*, 2018, pp. 246–251, doi: 10.1109/APPEEC.2018.8566633.
- [81] N. A. Rahim, K. Chaniago, and J. Selvaraj, “Single-Phase Seven-Level Grid-Connected Inverter for Photovoltaic System,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2435–2443, 2011, doi: 10.1109/TIE.2010.2064278.
- [82] C. Buccella, C. Cecati, and H. Latafat, “Digital Control of Power Converters—A Survey,” *IEEE Trans. Ind. Informatics*, vol. 8, no. 3, pp. 437–447, 2012, doi: 10.1109/TII.2012.2192280.

BIODATA OF STUDENT

Akram Mohammed Al-Mahrouk was born in Amman, Jordan. He received the bachelor degree in electrical power engineering from the Al-Balqa' Applied University, Faculty of Engineering Technology (BAU-FET), Al-Balqa, Jordan, in 2013, the master degree in electrical and electronics engineering from the Princess Sumaya University for Technology (PSUT), Amman, Jordan, in 2016.

He is currently a PhD student in the Universiti Putra Malaysia (UPM), Selangor, Malaysia. His research focused on the power electronics converters, control and optimisation.



LIST OF PUBLICATIONS

Journals

Akram Mohammed Al-Mahrouk, Nashiren Farzilah Mailah, Mohd Amran Mohd Radzi and Mohd Khair Hassan, “Systematic Review of Multilevel and Matrix Usage in Power Electronics: Circuit Types, System Taxonomy, Applications and Recommendations,” *International Review of Electrical Engineering (I.R.E.E.)*, vol. 15 , no. 2 , 2020. (Published)
doi: <https://doi.org/10.15866/iree.v15i2.17479>.

Patents

Akram Mohammed Al-Mahrouk, Nashiren Farzilah Mailah, Mohd Amran Mohd Radzi and Mohd Khair Hassan “Power Converter Circuit with Voltage Selection system,” UPM/100-45/2 (A), PI:2018703751, 2018. (Filed)

Akram Mohammed Al-Mahrouk, Nashiren Farzilah Mailah, Mohd Amran Mohd Radzi and Mohd Khair Hassan “Cascaded Three Multilevel Inverter with Matrix Converter,” Environment and Energy, 2019. (Accepted for Filing)

Conferences

Al-Mahrouk, Akram Mohammed Abdul Aziz and Mailah, Nashiren Farzilah and Mohd Radzi, Mohd Amran and Hassan, Mohd Khair and Wu, Yuan Kang and Hu, Yi Liang (2018) “Modulation index sets of low switching frequency multilevel inverters for wind generation system”. In: *10th IEEE PES Asia-Pacific Power and Energy Engineering Conference (APPEEC)*, (7-10) Oct. 2018, Kota Kinabalu, Sabah, Malaysia. (pp. 246-251). (Published)



UNIVERSITI PUTRA MALAYSIA

**STATUS CONFIRMATION FOR THESIS / PROJECT REPORT
AND COPYRIGHT**

ACADEMIC SESSION : First Semester 2020/2021

TITLE OF THESIS / PROJECT REPORT :

**NEW INTEGRATED CIRCUIT TOPOLOGY USING MULTILEVEL
INVERTER AND MATRIX CONVERTER**

NAME OF STUDENT :

AKRAM MOHAMMED AL-MAHROUK

I acknowledge that the copyright and other intellectual property in the thesis/project report belonged to Universiti Putra Malaysia and I agree to allow this thesis/project report to be placed at the library under the following terms:

1. This thesis/project report is the property of Universiti Putra Malaysia.
2. The library of Universiti Putra Malaysia has the right to make copies for educational purposes only.
3. The library of Universiti Putra Malaysia is allowed to make copies of this thesis for academic exchange.

I declare that this thesis is classified as:

*Please tick (✓)

CONFIDENTIAL

(Contain confidential information under Official Secret Act 1972).

RESTRICTED

(Contains restricted information as specified by the organization/institution where research was done).

OPEN ACCESS

I agree that my thesis/project report to be published as hard copy or online open access.