

OPTIMIZATION OF FAST FOURIER TRANSFORM BASED ON TWIDDLE FACTOR USING GENETIC ALGORITHM ON RASPBERRY PI

FIRAS FAISAL GHAZI

FK 2020 11



OPTIMIZATION OF FAST FOURIER TRANSFORM BASED ON TWIDDLE FACTOR USING GENETIC ALGORITHM ON RASPBERRY PI

By

FIRAS FAISAL GHAZI

Thesis submitted to the School of Graduate Studies, Universiti Putra Malaysia, in Fulfillment of the requirements for the degree of Master of Science

November 2019

All material contained within the thesis, including without limitation text, logos, icons, photographs and all other artwork, is copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from the copyright holder. Commercial use of material may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright © Universiti Putra Malaysia



Abstract of thesis presented to the senate of Universiti Putra Malaysia in Fulfillment of the requirements for the degree of Master of Science

OPTIMIZATION OF FAST FOURIER TRANSFORM BASED ON TWIDDLE FACTOR USING GENETIC ALGORITHM ON RASPBERRY PI

By



The research work revolves around the 16-point Radix-4 Single Path Delay Feedback (R4SDF) for optimizing the pipelined Fast Fourier Transform (FFT) processor, which can be done by using both Single Objective Genetic Algorithm and Multi-Objective Genetic Algorithm, Nowadays in many areas of engineering and science are widely using FFT processors in most of their applications, thus, the modern science requires continuously new optimizations which includes the FFT processor to have a lower power consumption and a smaller size. However, both Signal to Noise Ratio (SNR) and Switching Activity (SA) values depend on the word length of the FFT processor, the bigger the word length of the FFT processor will result in a higher value for the SNR and the SA, Thus, this research aims to reduce the power consumption of the FFT processor by lowering the word length of Twiddle Factor for the FFT by using both Single Objective Genetic Algorithm (SOGA) and Multi-Objective Genetic Algorithm (MOGA) to find the optimum results for SNR and SA values while lowering the Word Length. Over the years the Genetic Algorithms (GA) proved to be one of the best methods for optimization. The proposed work will start by tasking the SOGA with modifying the SNR fitness function to secure the SNR value (which determines the accuracy factor) for the research to check if the research can obtain SNR value more than 63dB while lowering the word length of the Twiddle Factor, next is to reduce power consumption by tasking MOGA with finding the SA values below 192 (SA values determine the power consumption) while maintaining the SNR values above 63dB, then is to evaluate both of SOGA and MOGA results to compare with the results of the default parameters of the most relevant research. In this research the GA is for reducing the word length by optimizing its coefficients. The required amount of value for the SNR is to be more than 63 dB and for SA is to be lower than 192. The proposed work was done successfully in optimizing the FFT by using SOGA to lower the word length until 12 bits and obtaining a SNR value of 66.452dB which resulted in an improvement of 5.47% for SNR, also, the optimization for the FFT was done successfully by using MOGA to lower the word length until 12 bits and obtaining a SNR value of 65.65dB which resulted in an improvement of 5.47% for SNR and a SA value of 134 which resulted in reduction to SA by 30.2%.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memnuhi kerperuan untuk ijazah Sarjana Sains

OPTIMISASI TRANSFORMASI FOURIER FASTIER BERDASARKAN FAKTOR DUA DENGAN MENGGUNAKAN ALGORITM GENETIC PADA RASPBERRY PI

Oleh

FIRAS FAISAL GHAZI

November 2019

Pengerusi : Nasri Sulaiman, PhD Fakulti : Kejuruteraan

Kerja-kerja penyelidikan berkisar sekitar Radix-4 Single Path Delay Feedback (R4SDF) untuk mengoptimumkan prosesor jelmaan Fourier pantas(FFT) pipelined, yang boleh dilakukan dengan menggunakan Algoritma Genetik Algoritma Genetik dan Multi-Objektif Algoritma Genetik, Kini dalam banyak bidang kejuruteraan dan sains secara meluas menggunakan pemproses FFT dalam kebanyakan aplikasi mereka, maka sains moden memerlukan pengoptimuman yang berterusan baru yang termasuk pemproses FFT untuk mendapatkan penggunaan kuasa yang lebih rendah dan saiz yang lebih kecil. Walau bagaimanapun, kedua-dua nilai Isyarat Rintangan (SNR) dan Nilai Tukar (SA) bergantung pada panjang perkataan pemproses FFT, semakin besar panjang perkataan pemproses FFT akan menghasilkan nilai yang lebih tinggi untuk SNR dan SA, Jadi, penyelidikan ini bertujuan untuk mengurangkan penggunaan kuasa pemproses FFT dengan menurunkan panjang perkataan Faktor Twiddle untuk FFT dengan menggunakan Algoritma Genetik Objektif Single (SOGA) dan Algoritma Genetik Multi Objektif (MOGA) untuk mencari keputusan optimum untuk SNR dan nilai SA semasa menurunkan Panjang Word. Selama bertahun-tahun Algoritma Genetik (GA) terbukti menjadi salah satu kaedah terbaik untuk mengoptimumkan. Kerja-kerja yang dicadangkan akan bermula dengan menugaskan SOGA dengan mengubah fungsi kecergasan SNR untuk menjamin nilai SNR (yang menentukan faktor ketepatan) untuk penyelidikan untuk memeriksa sama ada penyelidikan dapat memperoleh nilai SNR lebih daripada 63dB sambil menurunkan panjang perkataan Twiddle Faktor seterusnya adalah untuk mengurangkan penggunaan kuasa dengan menugaskan MOGA dengan mencari nilai SA di bawah 192 (nilai SA menentukan penggunaan kuasa) sambil mengekalkan nilai SNR di atas 63dB, maka kita menilai kedua-dua hasil SOGA dan MOGA dibandingkan dengan hasil parameter piawai penyelidikan yang paling relevan. Dalam kajian ini GA adalah untuk mengurangkan panjang perkataan dengan mengoptimumkan pekali-pekalinya. Jumlah nilai yang diperlukan untuk SNR adalah lebih daripada 63 dB dan untuk SA adalah lebih rendah daripada 192. Kerja yang dicadangkan telah berjaya dilakukan dengan mengoptimumkan FFT dengan menggunakan SOGA untuk menurunkan panjang perkataan hingga 12 bit dan memperoleh SNR nilai 66.452dB yang menghasilkan peningkatan 5.47% untuk SNR, juga, pengoptimuman untuk FFT berjaya dilakukan dengan menggunakan MOGA untuk menurunkan panjang perkataan hingga 12 bit dan memperoleh nilai SNR 65.65dB yang menghasilkan peningkatan 5.47% untuk SNR dan nilai SA 134 yang mengakibatkan pengurangan kepada SA sebanyak 30.2%.

ACKNOWLEDGEMENTS

One of the most important achievements in my life is the completion of my masters degree at Universiti Putra Malaysia (UPM), one of Malaysia's and the region's premier research universities. This matters study would not have been achieved without the help and blessing of Almighty Allah so I would like to thank him for all he has given me. I am also deeply grateful to my supervisor and guide Dr. Nasri Sulaiman for his understanding, guidance, continuous intellectual support, and patience throughout the research work. He was very generous in sharing his knowledge, his time and provided constant encouragement for the duration of my study period. My special thanks go to my family, especially to my beloved parents who have been indispensable and an important source of inspiration and motivation.



I certify that a Thesis Examination Committee has met on **Nov 2019** to conduct the final examination of **Firas Faisal Ghazi** on his thesis entitled Optimization of **Fast Fourier Transform based on Twiddle Factor using Genetic Algorithm on Raspberry Pi** in accordance with the Universities and University Colleges Act 1971 and the Constitution of the Universiti Putra Malaysia [P.U.(A) 106] 15 March 1998. The Committee recommends that the student be awarded the Master's degree

Members of the Thesis Examination Committee were as follows:

Dr. Noor izzri bin abdul wahab, PhD Associate Professor

Faculty of Engineering Universiti Putra Malaysia (Chairman)

Dr.Wan zuha wan hasan, PhD Associate Professor Faculty of Engineering Universiti Putra Malaysia (Internal Examiner)

Dr. Norhayati sion, PhD Associate Professor Faculty of Engineering National University of Malaysia Malaysia (External Examiner)

ZURIATI AHMAD ZUKARNAIN, PhD

Professor and Deputy Dean School of Graduate Studies Universiti Putra Malaysia

Date: 23 January 2020

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Master of Science. The members of the Supervisory Committee were as follows:

Nasri Sulaiman, PhD Associate Professor Faculty of Engineering

Universiti Putra Malaysia (Supervisor)

Mohd. Amrallah B. Mustafa, PhD

Senior Lecturer Faculty of Engineering Universiti Putra Malaysia (Member)

ZALILAH MOHD SHARIFF, PhD

Professor and Deputy Dean School of Graduate Studies Universiti Putra Malaysia

Date:

Declaration by graduate student

I hereby confirm that:

- this thesis is my original work;
- quotations, illustrations and citations have been duly referenced;
- this thesis has not been submitted previously or concurrently for any other degree at any other institutions;
- intellectual property from the thesis and copyright of thesis are fully-owned by Universiti Putra Malaysia, as according to the Universiti Putra Malaysia (Research) Rules 2012;
- written permission must be obtained from supervisor and the office of Deputy Vice-Chancellor (Research and Innovation) before thesis is published (in the form of written, printed or in electronic form) including books, journals, modules, proceedings, popular writings, seminar papers, manuscripts, posters, reports, lecture notes, learning modules or any other materials as stated in the Universiti Putra Malaysia (Research) Rules 2012;
- there is no plagiarism or data falsification/fabrication in the thesis, and scholarly integrity is upheld as according to the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) and the Universiti Putra Malaysia (Research) Rules 2012. The thesis has undergone plagiarism detection software.

Signature:	Date:	
Name and Matric No.:		-77

Declaration by Members of Supervisory Committee

This is to confirm that:

- the research conducted and the writing of this thesis was under our supervision;
- supervision responsibilities as stated in the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) are adhered to.

Signature: Name of Chairman of Supervisory Committee:	
Signature: Name of Member of Supervisory	
Committee:	

TABLE OF CONTENTS

ABSTRACT ABSTRAK ACKNOWLEDEGEMENTS APPROVAL DECLERATION LIST OF TABLES LIST OF FIGURES LIST OF ABBREVATIONS

CHAPTER

1	INTRO	DUCTION	
	1.1	Background	1
	1.2	Genetic Algorithm	1
	1.3	Problem statement	1
	1.4	Research objectives	2
	1.5	Research Scope	2
	1.6	Organization of the Thesis	3
2	LITER	ATURE REVIEW	
	2.1	Overview	4
	2.2	FFT	4
	2.3	Pipelined FFT	4
	2.4	Radix-4 pipelined FFT processor	5
		2.4.1 RADIX-4 SINGLE-PATH DELAY FEEDBACK FFT	8
	2.5	Twiddle Factor	9
	2.6	SNR	10
	2.7	Switching Activity	10
	2.8	Genetic algorithm	10
	2.9	Optimization of R4SDF pipelined FFT processor	11
	2.10	Raspberry Pi	14
	2.11	Summary	16
3	METH	ODOLOGY	
	3.1	Introduction	17
	3.2	Implementation of GA on RPi III	19
		3.2.1 Initial Population	20
		3.2.2 Crossover	21
		3.2.3 Mutation	22
	3.3	Signals to Noise Ratio	27
	3.4	Switching Activity	28
	3.5	FFT output functionality verification	28
	3.6	Raspberry Pi	29
4	RESUI	LTS AND DISCUSSION	
	4.1	Introduction	31
	4.2	Single Objective GA Results	32

Page

i ii iii iv

vi x xi

xiii

viii

		4.2.1	Results f	or word length of 15 bits	32
		4.2.2	Results f	for word length of 14 bits	34
		4.2.3	Results f	for word length of 13 bits	36
		4.2.4	Results f	for word length of 12 bits	37
		4.2.5	Results f	for word length of 11 bits	39
		4.2.6	Summary	y of SNR results for SOGA	39
	4.3	Multi-C	bjective G	GA Results	41
		4.3.1	Results f	for word length of 15 bits	41
		4.3.2	Results f	for word length of 14 bits	43
		4.3.3	Results f	for word length of 13 bits	45
		4.3.4	Results f	for word length of 12 bits	46
		4.3.5	Results f	for word length of 11 bits	48
		4.3.6	Summary	y of SNR and SA results for MOGA	48
	4.4	Compar	ing results	s with a previous study	49
	4.5	Results	for differe	ent output parameters	50
		4.5.1	SOGA re	esults for different output parameters	50
			4.5.1.1	Results for 15 bits word length	50
			4.5.1.2	Results for 14 bits word length	52
			4.5.1.3	Results for 13 bits word length	53
			4.5.1.4	Results for 12 bits word length	55
			4.5.1.5	Results for 11 bits word length	56
			4.5.1.6	Summary of SNR results for SOGA of default parameters	57
		4.5.2	MOGA r	results for default GA parameters	58
			4.5.2.1	Results for 15 bits word length	58
			4.5.2.2	Results for 14 bits word length	59
			4.5.2.3	Results for 13 bits word length	61
			4.5.2.4	Results for 12 bits word length	62
			4.5.2.5	Results for 11 bits word length	64
	1.0	C	4.5.2.6	Summary of SNR results for MOGA for default parameters	64
	4.6	Summa	ry		65
_	CONC		G		
5	5 1	Conclu	S		66
	5.1	Euturo V	Nork		00 66
	3.2	Future	WOIK		00
REI	FERENC	FS			67
	PENDIC	ES			70
BIC	RIODATA OF STUDENT			186	
LIS	T OF PI	BLICA'	FIONS		187
					107

G

LIST OF TABLES

Table		Page
2.1	Comparison of Pipelined FFT Architectures	8
2.2	Summary of work done by other researchers for FFT optimization	12
2.3	Specifications for Raspberry Pi 3 Model B	14
2.4	Difference between generations of Raspberry Pi	15
3.1	TF initial value	21
3.2	GA parameter	23
3.3	GA target optimization	23
3.4	an example of the comparison between the Matlab output and the hardware output	29
4.1	Twiddle Factor for the acceptable solutions for WL 15	33
4.2	Twiddle Factor for the acceptable solutions for WL 14	35
4.3	Twiddle Factor for the acceptable solutions for WL 13	36
4.4	Twiddle Factor for the acceptable solutions for WL 12	38
4.5	The improvement of SNR for different Word Length Values	40
4.6	Twiddle Factor for the acceptable solutions for WL 15	42
4.7	Twiddle Factor for the acceptable solutions for WL 14	44
4.8	Twiddle Factor for the acceptable solutions for WL 13	45
4.9	Twiddle Factor for the acceptable solutions for WL 12	47
4.10	The improvement of SNR and SA for different Word Length values	48
4.11	Comparing with the previous study for SOGA results	49
4.12	Comparing with the previous study for MOGA results	49
4.13	Comparison between SOGA and MOGA results for SNR and SA	49
4.14	Twiddle Factor for the acceptable solutions for WL 15	51
4.15	Twiddle Factor for the acceptable solutions for WL 14	52
4.16	Twiddle Factor for the acceptable solutions for WL 13	54
4.17	Twiddle Factor for the acceptable solutions for WL 12	55
4.18	SOGA Comparison with default GA parameters for improvement of SNR	57
4.19	Twiddle Factor for the acceptable solutions for WL 15	58
4.20	Twiddle Factor for the acceptable solutions for WL 14	60
4.21	Twiddle Factor for the acceptable solutions for WL 13	61
4.22	Twiddle Factor for the acceptable solutions for WL 12	63
4.23	MOGA Comparison with default GA parameters for improvement of SNR and SA	64

LIST OF FIGURES

Figure

2.1	Single path delay commutator structure	5
2.1	Single Path Delay Feedback structure	5
2.2	Top level for 16 point rodix 4 DIE	с С
2.5	Top level for To-point radix-4 DIF	0
2.4	Basic butterily computation in a radix-4 FF1 algorithm	0
2.5	Structure of 16 point Radix-4 DIF FF1	/
2.6	Radix-4 butterfly structure	
2.7	R4SDF for 16 point FFT	8
2.8	8-point FFT twiddle factor	9
2.9	Calculation method for the hamming distance	10
2.10	Block diagram of a simple genetic algorithm	11
2.11	Raspberry Pi 3 Model B	14
3.1	General flowchart of chapter 3 methodology implemented on RPi	18
3.2	General block diagram for the proposed work	19
3.3	Chromosome representation in Genetic Algorithm	19
3.4	Real and Imaginary Data Represented in 32 bits Word Length	20
3.5	(a) Full Randomization (b) Semi-Randomization	20
3.6	Randomly Chosen Crossover point for set of Coefficient	22
3.7	Random selection for the mutation point	22
3.8	The general flowchart of GA	24
3.9	GA implementation flowchart for SOGA and MOGA	27
3.10	Output SNR Verification of Optimized FFT Processor	28
3.11	Raspberry Pi hardware connections	29
3.12	Creating C# file in RPi	30
3.13	Executing the C# code in RPi	30
3.13	Summarization of the steps required to execute SOGA/MOGA in RPi	30
<i>4</i> 1	Illustration of Conflict between SA and SNR Objectives	31
4.1	Setup of all the hardware required components and its connections	32
4.2 1.3	SOGA results for SNR of 15 bits Twiddle Factor	34
4.5	SOCA results for SNP of 14 bits Twiddle Factor	25
4.4	SOCA results for SNP of 13 bits Twiddle Factor	35
4.5	SOCA results for SNR of 12 bits Twiddle Factor	20
4.0	SOCA results for SNR of 12 bits Twiddle Factor	20 20
4./	SUGA results for SNR of 11 bits 1 widdle Factor	39
4.8	Showing SINK results for word length 15,14,15,12,11 from 1 to 60 generation	40
4.9	Showing SINK results for word length 15,14,13,12,11 from 61 to 120 generation	41
4.10	MOGA results for SNR and SA of 15 bits Twiddle Factor	43
4.11	MOGA results for SNR and SA of 14 bits Twiddle Factor	44
4.12	MOGA results for SNR and SA of 13 bits Twiddle Factor	46
4.13	MOGA results for SNR and SA of 12 bits Twiddle Factor	47
4.14	MOGA results for SNR and SA of 11 bits Twiddle Factor	48
4.15	SOGA results for SNR of 15 bits Twiddle Factor of default parameters	51
4.16	SOGA results for SNR of 14 bits Twiddle Factor of default parameters	53
4.17	SOGA results for SNR of 13 bits Twiddle Factor of default parameters	54
4.18	SOGA results for SNR of 12 bits Twiddle Factor of default parameters	56
4.19	SOGA results for SNR of 11 bits Twiddle Factor of default parameters	56
4.20	Showing SNR results for 15,14,13,12,11 of default parameters	57
4.21	default parameters MOGA results for SNR and SA of 15 bits Twiddle Factor	59
4.22	default parameters MOGA results for SNR and SA of 14 bits Twiddle Factor	60
4.23	default parameters MOGA results for SNR and SA of 13 bits Twiddle Factor	62

4.24 default parameters MOGA results for SNR and SA of 12 bits Twiddle Factor4.25 default parameters MOGA results for SNR and SA of 11 bits Twiddle Factor



63 64

LIST OF ABBREVATIONS

BF	Butterfly Unit
DC	Delay Commutator
DF	Delay Feedback
DFT	Discrete Fourier Transform
DIF	Decimation In Frequency
DIT	Decimation In Time
DSP	Digital Signal Processing
FFT	Fast Fourier Transform
FIFO	First In First Out
GA	Genetic Algorithm
LSB	Less Significant Bit
MDC	Multiple Path Delay Commutator
MOGA	Multi-Objectives Genetic Algorithm
MSB	Most Significant Bit
R4SDF	Radix 4 Single Path Delay Feedback
SA	Switching Activities
SDC	Single Path Delay Commutator
SDF	Single Path Delay Feedback
SFG	Signal Flow Graph
SISO	Serial In Serial Out
SNR	Signal to Noise Ratio
SOGA	Single Objective Genetic Algorithm
TF	Twiddle Factor

CHAPTER 1

INTRODUCTION

1.1 Background

In Digital Signal Processing (DSP) the Fast Fourier Transform (FFT) is considered as the algorithm that transforms the signal from time domain to frequency domain which can be used in many applications in DSP such as image processing, telecommunication systems, sonar, radar, control systems, sensor array, and biomedical engineering [1]. Power consumption is one of the most critical problems in FFT processors. Therefore, the optimization of FFT for the reduction of power consumption has been done by other researchers using different methods such as proposing architecture or an algorithm, and according to previous researchers, there are two techniques that helps to reduce the power consumption, one of them is to design FFT architecture, the other one is to create an algorithm, the difference between these two techniques is that the design of architecture cannot be modified to get better results, while an algorithm can dynamically be changed and tasked to make a reconfigurable Twiddle Factor in order to get the best results, an example of an optimization by algorithm is to use the Genetic Algorithm which was proved by other researchers to be an effective method to optimize the Fast Fourier Transform, more details on the researchers use of GA will be discussed in chapter 2.

1.2 Genetic Algorithm

A Genetic Algorithm is a type of an evolutionary algorithm which can result with high quality of solutions to most complicated problems in a small amount of time. GA can be tasked as a Single Objective Genetic Algorithm (SOGA) or Multi-Objective Genetic Algorithm (MOGA) to do certain tasks to optimize the FFT [1]. (SOGA, MOGA and other FFT optimization methods) will be discussed in details in chapter 2.

1.3 Problem Statement

The FFT processor is the most critical block in digital communication systems (DSP) such as MC-CDMA receiver. Power consumption has been a major concern in the digital communication systems. The power consumption depends on the Word Length of the Twiddle Factor for the FFT processor, obtaining the Twiddle Factor will allow the SNR and SA to be calculated through SNR and SA equations in chapter 3 [2]. One way to reduce the power consumption in the FFT processor is to reduce the Word Length for the Twiddle Factor, to lower the Word Length, it must meet the target objectives for both of Signal to Noise Ratio (SNR) which is considered as the accuracy factor and Switching Activity (SA) which is considered as the power consumption factor [3], these factors will be discussed more in details in chapter 2. Most of the researchers who optimized the FFT processor used Genetic Algorithm, the Genetic Algorithm (GA) can be tasked to find the best solutions for the most complex problems, it can be tasked as a Single-Objective Genetic Algorithm (SOGA) or a Multi-Objective Genetic Algorithm (MOGA) [4] both of these approaches will be discussed in chapter 4 and chapter 5. The results of the proposed will be compared with the results of [1] who managed to get to 3.79% of SNR improvement for 13 bits of word length as the lowest bits of the word length value for SOGA, and also managed to get 5.35% of SNR improvement and 19.79 of SA reduction for the MOGA. The proposed work will start by tasking the SOGA with securing the SNR fitness function to secure the SNR value (which determines the accuracy factor) for the research to check if the research can obtain SNR value more than 63dB while lowering the word length of the Twiddle Factor, next is to reduce power consumption by tasking MOGA with

finding the SA values below 192 (SA values determine the power consumption) while maintaining the SNR values above 63dB, then is to evaluate both of SOGA and MOGA results to compare with the results of the default parameters of the most relevant research [23]. The algorithm normally can be implemented on a device such as Raspberry Pi, although a lot of researches focused on the optimization of FFT for the power consumption none tried to optimize FFT on the Raspberry Pi. Raspberry Pi is a single board micro-computer which can be programed and tasked to do all kinds of research, For the proposed work the Raspberry Pi was able to give us the same results as a fully functional computer, while most of the previous researchers worked on fully functional computers to get their results that is why the Raspberry Pi can be considered as a cost efficient device.

1.4 Research objectives

The Research objectives aim to use a reconfigurable Twiddle Factor to design a Fast Fourier Transform on the Raspberry Pi (RPi) hardware device. In the FFT multiplier there are a set of coefficients of fixed values these coefficients are referred to as the Twiddle Factor. The proposed work focuses on continuously optimizing the Twiddle Factor for getting as low power consumption as possible. A single and multiple-objective genetic algorithm are used to get the twiddle factor to the most optimum performance for both signal to noise ratio (SNR) and Switching Activity (SA). Summarizing the main objectives as follows:

- 1- To secure the SNR values by tasking SOGA with securing the SNR fitness function, lowering the Word Length of the Twiddle Factor of the Fast Fourier Transform by finding the most optimum solutions which meets the target goal for the SNR of being higher than 63dB observing the results of SNR each time.
- 2- To reduce the power by tasking MOGA with finding the SA values by finding the most optimum solutions which meets the target goals for SNR of being higher than 63dB and SA for being lower than 192 while lowering the word length of the Twiddle Factor and observing the results of SNR and SA each time.
- 3- To evaluate the optimization of SOGA and MOGA using different parameters such as Generation, Mutation and Crossover.

1.5 Research Scope

The research is limited to 32 bit, 16 points Radix-4 Single Path Delay Feedback (R4SDF) FFT structure on Radix-4. The coding for the FFT and the GA is in C# as well as using the Raspberry Pi. The results are limited to the comparison the proposed work on the RPi with previous work to reduce the power consumption of the word length. Single Objective Genetic Algorithm (SOGA) is tasked with finding the most optimum solutions for both SNR in which the value must be higher than 63dB, while Multi-Objective Genetic Algorithm is tasked with finding the most optimum values for both SNR and SA which are SNR higher than 63dB and SA lower than 192. Therefore, the procedure will continue by lowering the word length while the results of SOGA and MOGA are fulfilling the required goal values for both SNR and SA.

1.6 Organization of the Thesis

1- The thesis structure begins with the literature review in chapter 2. The Chapter 2 will discuss on FFT processor and the performance of FFT processor in terms of SNR and SA. Besides, it also contains the reviews in basic of Single Objectives GA follow by Multi Objectives GA method, review the advantages of Raspberry Pi, why choosing RPi and what are the other alternatives.

- 2- Chapter 3 is the methodology which will discuss about how the GA be implemented to optimize the FFT coefficient to obtain better SNR and SA values. The structure of the FFT and its performance will also be discussed.
- 3- Chapter 4 will discuss the results and findings of the research work for all three of the research objectives.
- 4- Finally, chapter 5 will conclude the research work and some future works are suggested.



REFERENCES

- [1] Pang Jia Hong, Nasri Sulaiman. (2010). Genetic Algorithm Optimization for Coefficient of FFT Processor. In *Australian Journal of Basic and Applied Sciences*, 4(9): pp 4184-4192.
- [2] G. Deeshma Venkatakanakadurga1 and Dr.G.R.L.V.N. Srinivasaraju, August (2016), Implementation of SDC SDF Architecture For Radix-4 FFT, International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4.
- [3] Md.Zakir, Kazi N. and Zeba F. (2016), Performance efficient FFT processor design, International Conference on Global Trends in Signal Processing, Information Computing and Communication.
- [4] P V Karthik, G Bhrigu R. and Chandu Sagar G. (2016), High speed FFT processor consuming optimal power, International Conference on Inventive Computation Technologies (ICICT).
- [5] Heideman, Michael T.; Johnson, Don H.; Burrus, Charles Sidney (1984). "Gauss and the history of the fast Fourier transform"
- [6] James W. Cooley and John W. Tukey. (1965). An algorithm for the machine calculation of complex Fourier series. In Mathematics of Computation. Volume 19, pp 297–301.
- [7] Manimaran A.*and S.K. Sudeer. (2016). A Novel VLSI Based Pipelined Radix-4 Single-Path Delay Commutator (R4SDC) FFT.
- [8] Jonas Claeson. (2003). Design and Implementation of an Asynchronous Pipelined FFT Processor. Master Thesis. Institute of Avdeling Electrical Engineering, Linkopings University.
- [9] V.Venkata Lakshmi Dadala1, CH.Satya Naresh2, R.Anil Kumar3. (2014) Butterfly Design for RADIX-4K DIF FFT, International Journal of Research in Computer and Communication Technology, Vol 3, Issue 10.
- [10] Mouhcine C. Joseph M. Laurent P. El Hassan E. (2012) Real-Time Signal Reconstruction from Short-Time Fourier Transform Magnitude Spectra Using FPGAs, International Conference on Information Systems and Economic Intelligence.
- [11] Radix-4 FFT Algorithms Douglas L. Jones
- [12] Shubhangi M. Joshi FFT April (2015), Architectures A Review by: International Journal of Computer Applications (0975 8887) Volume 116 No. 7.
- [13] Manimaran A. and S.K. Sudeer (2016). A Novel VLSI Based Pipelined Radix-4 Single-Path Delay Commutator (R4SDC) FFT, I J C T A, 9(6), pp. 2767-2775 © International Science Press.
- [14] Rozita Teymourzadeh. February 8, (2017). Fourier Transforms High-tech Application and Current Trends ch.4. Neonode Inc, San Jose, California, USA
- [15] Ahmed Saeed, M. Elbably, G. Abdelfadeel, and M. I. Eladawy, JANUARY (2009), Efficient FPGA implementation of FFT/IFFT Processor, International Journal of Circuits, Systems And Signal Processing.
- [16] M. Hasan, T. Arslan and J. S. Thompson. (2003). A Novel Coefficient Ordering based Low Power Pipelined Radix-4 FFT Processor for Wireless LAN Applications. In IEEE Transactions on Consumer Electronics,
- [17] Mitchell, Melanie (1996). An Introduction to Genetic Algorithms P. 2

- [18] Whitley, Darrell (1994). "A genetic algorithm tutorial" (PDF). Statistics and Computing. p. 66. Colorado State University.
- [19] G.A. Papakostas, D.E. Koulouriotis, A.S. Polydoros and V.D. Tourassis, April 2011 Evolutionary Feature Subset selection for Pattern Recognition applications. Democritus University of Thrace, Department of Production Engineering and Management, Greece.
- [20] Nasri S. and Tughrul A. (2005), A Multi-objective Genetic Algorithm for On-chip Real-time Optimisation of Word Length and Power Consumption in a Pipelined FFT Processor targeting a MC-CDMA Receiver. School of Engineering and Electronics The University of Edinburgh, King's Buildings
- [21] M. Hasan and T. Arslan, June (2003), Implementation of low-power FFT processor cores using a novel order-based processing scheme Proc-Circuits Devices Syst., Vol 150, No. 3.
- [22] Mahmud B. and Masuri O. (2009), Hardware Implementation of a Genetic Algorithm Based Canonical Singed Digit Multiplierless Fast Fourier Transform Processor for Multiband Orthogonal Frequency Division Multiplexing Ultra Wid Journal of Mathematics and Statistics 5 (4): 241-250, 2009 ISSN 1549-3644 Science Publications.
- [23] Nasri S. Tughrul A. (2004) A Genetic Algorithm for the Optimisation of a Reconfigurable Pipelined FFT Processor, Department of Electronics and Electrical Engineering the University of Edinburgh Scotland.
- [24] Soumak M, Linda D, Victor D. (2014), A high throughput and low power radix-4 FFT architecture, Electrical & Computer Engineering, Florida State University.
- [25] Yangming L, Yajuan H, Yanming H, Ziji Z, Shaowei Z, and Ping L.2014, Design of a power optimized 1024-point 32-bit single precision FFT processor, University of Electronic Science and Technology of China, Chengdu 610054, CHINA.
- [26] Renato N, Mateus F, Eduardo C. (2016), Design of optimized radix-2 and radix-4 butterflies from FFT with decimation in time, Engineering Center Federal University of Pelotas (UFPel), Pelotas Brazil.
- [27] D. E Goldberg. (1989). Genetic Algorithm in Search, Optimization and Machine Learning. Addison-Wesley.
- [28] Yifan B, Renfeng D, Jun H, and Xiaoyang Z. (2014), A hardware-efficient variable-length FFT processor for low-power applications, State-Key Lab of ASIC and System, Fudan University, Shanghai, 200433, China.
- [29] Yue L and Tom J. (2016), An ultra-low-power variable-accuracy bit-serial FFT butterfly processing element for IoT sensors School of Electronics and Computer Engineering University of Southampton, Southampton, UK S017 1BJ.
- [30] Gentleman, W. Morven; Sande, G. (1966). "Fast Fourier transforms—for fun and profit". Proceedings of the AFIPS.
- [31] https://www.raspberrypi.org/help/faqs/#powerReqs
- [32] https://core-electronics.com.au/tutorials/compare-raspberry-pi-boards.html
- [33] Franco Busetti. (2001). Genetic algorithms overview.
- [34] K. Deb. (2001). Multi-Objectives Optimization Using Evolutionary Algorithms. John Wiley and Sons.
- [35] Mitsuo Gen, Runwei Cheng. (2000). Genetic Algorithm & Engineering Optimization. John Wiley and Sons.

- [36] N. Srinivas and Kalyanmoy Deb. (1994).Multi-objective Optimization Using Nondominated Sorting in Genetic Algorithms. In *Journal of Evolutionary Computation*, Vol. 2, No3, pp 221-248.
- [37] D. Flandre, M.Debleser, A.Vandemeulebroecke, P.G.A Jesper. (1988). Comparison of Equivalent Precicion Dedicated FFT Processors. In *Circuits and Systems IEEE International Symposium*, volume 2, pp 1919-1922.

