

LOW POWER FAST FOURIER TRANSFORM AND COMBINER OF MULTI CARRIER-CODE DIVISION MULTIPLE ACCESS RECEIVER SYSTEM FOR WIRELESS SENSOR NETWORKS

SITI LAILATUL BINTI MOHD HASSAN

FK 2020 41



LOW POWER FAST FOURIER TRANSFORM AND COMBINER OF MULTI CARRIER-CODE DIVISION MULTIPLE ACCESS RECEIVER SYSTEM FOR WIRELESS SENSOR NETWORKS



SITI LAILATUL BINTI MOHD HASSAN

Thesis submitted to the School of Graduate Studies, Universiti Putra Malaysia, in Fulfilment of the Requirements for the Degree of Doctor of Philosophy

November 2019

COPYRIGHT

All material contained within the thesis, including without limitation text, logos, icons, photographs, and all other artwork, is copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from the copyright holder. Commercial use of material may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright © Universiti Putra Malaysia

 \int



DEDICATION

This thesis is dedicated to all my beloved family and friends, especially to my lovely kids Nisaa', Hana and Ahmad

Thank you for your endless love, sacrifices, prayers, supports and advice.



 \mathbf{G}

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfilment of the requirement for the degree of Doctor of Philosophy

LOW POWER FAST FOURIER TRANSFORM AND COMBINER OF MULTI CARRIER-CODE DIVISION MULTIPLE ACCESS RECEIVER SYSTEM FOR WIRELESS SENSOR NETWORKS

By

SITI LAILATUL BINTI MOHD HASSAN

November 2019

Chairman : Associate Professor Nasri Sulaiman, PhD Faculty : Engineering

This thesis presents a low power fast Fourier transforms (FFT) and combiner of multi-carrier code division multiple access (MC-CDMA) receiver for wireless sensor networks (WSN). WSN is a system comprises of sensor nodes with data sampling, data processing, and communication capabilities. In WSN, there is the need for scheduling of various communication activities between sensor nodes to the cluster-head or the neighbouring nodes. Most of the WSN adapt the time division multiple access (TDMA) and media access control (MAC) layer approach techniques for scheduling purposes. The main question was how to ensure the channel is most productive when the sensor nodes have the urge to transmit the data available but cannot because of the scheduling protocol adapted by the WSN. Besides, scheduling contributes to higher power consumption for sensor nodes in WSN, reducing the sensor nodes lifetime. This research is motivated by the desire to eliminate scheduling in the WSN communication protocol with low power MC-CDMA system designs. MC-CDMA offers a collision-free medium since MC-CDMA can process transmit or receive data simultaneously over a single communication channel. Most of the sensor nodes are battery operated and sometimes placed in an isolated area, making it difficult to change the battery or connect to a direct power supply. Thus, the design must be in low power for longer lifespan of the nodes. In this research, different point (16, 64, and 256-point) and radixes (radix-4 and radix-8) FFT module, and combiner module are considered and analysed. Integration of both modules forms the MC-CDMA receiver. Pipelined FFT function is to convert signal in the time domain to the frequency domain, while combiner performs despreading, channel estimation and data demodulation to recover the transmitted bits. The low power designs in MC-CDMA have been carried out using Verilog coding in Modelsim software, and the design verifications are done through Matlab. The design implementation is via Quartus and programmed on DE2-115 Altera field-programmable gate array (FPGA) board. Synopsys is used for power



and area consumption studies with 90nm CMOS Technology. The functionality analyses have been carried out on simulation, and the hardware implementation of the MC-CDMA receiver is tested to see the MC-CDMA receiver ability to received data without scheduling. Both simulation and hardware execution are successful where the receiver received and displayed the output accordingly. MC-CDMA achieves 39.13mW power consumption and 0.95mm² design area consumption. Signal-to-noise (SNR) module was implemented on the receiver, and the results show that average SNR for MC-CDMA receiver is above 31.92dB, good SNR result for wireless communication. The optimization process by removing all hierarchical design has reduced the power and area consumption with 59.61% power saving and 30.07% area saving. MC-CDMA implementation on FPGA board gave a total of 28.57mW power consumption and used 2,072/114,480 logic elements which are 2% of overall logic elements. In conclusion, MC-CDMA receiver design in this thesis is small, low in power, have good SNR value and the ability to eliminate scheduling, which is suitable for WSN sensor nodes processor.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Doktor Falsafah

TRANSFORMASI FOURIER CEPAT DAN PENGGABUNG BERKUASA RENDAH DALAM SISTEM PENERIMA PEMBAWA PEMBAHAGIAN KOD PELBAGAI AKSES UNTUK RANGKAIAN PENDERIA TANPA WAYAR

Oleh

SITI LAILATUL BINTI MOHD HASSAN

November 2019

Pengerusi : Profesor Madya Nasri Sulaiman, PhD Fakulti : Kejuruteraan

Tesis ini membentangkan tranformasi Fourier cepat (FFT) dan penggabung berkuasa rendah dalam sistem penerima pembawa pembahagian kod pelbagai akses (MC-CDMA) untuk rangkaian penderia tanpa wayar (WSN). WSN ialah system yang terdiri daripada nod-nod penderia dengan keupayaan pensempelan data, pemprosesan data dan komunikasi. Di dalam system WSN, terdapat keperluan penjadualan pelbagai aktiviti komunikasi antara nod penderia ke nod ketua kelompok atau nod-nod lain dalam kelompok sama. Kebanyakan WSN menggunakan teknik pembahagian masa pelbagai akses (TDMA) dan lapisan kawalan akses media (MAC) untuk tujuan penjadualan. Persoalan utama timbul daripada pemikiran bagaimana untuk memastikan penggunaan saluran yang paling produktif apabila nod penderia ingin menghantar data dengan segera tetapi terhalang dengan protocol penjadualan yang digunapakai oleh WSN. Selain itu, penjadualan menyumbang kepada penggunaan kuasa yang lebih tinggi untuk nod penderia dalam WSN, ini mengurangkan had usia nod penderia. Penyelidikan ini dimotivasikan oleh keinginan untuk menghapuskan penjadualan dalam protocol komunikasi WSN dengan sistem MC-CDMA berkuasa rendah. MC-CDMA menawarkan medium bebas perlanggaran kerana MC-CDMA mempunyai kebolehan memproses data terima dan hantar secara serentak melalui saluran komunikasi tunggal. Selain itu, kebanyakan nod penderia beroperasi dengan bateri dan kadang-kadang diletakkan di kawasan terpencil, menjadikan proses menukar bateri atau menyambung nod penderia ke bekalan kuasa adalah sukar dan hampir mustahil. Oleh itu, rekaan nod penderia mestilah berkuasa rendah untuk memastikan jangka hayat yang lebih panjang. Untuk mencapai matlamat ini, rekaan telah dijalankan menggunakan pengkod Verilog dalam perisian Modelsim dan pengesahan rekaan melalui perisian Matlab. Perlaksanaan perkakasan rekaan adalah melalui perisian Quartus pada papan bidang boleh program pelbagai pintu (FPGA) Altera DE2-115. Synopsys digunakan untuk

iii

kajian kuasa dan kawasan cip dengan teknologi CMOS 90nm. Dalam penyelidikan ini, modul transformasi Fourier cepat (FFT) pelbagai size (16,64 dan 256) dan pelbagai radix (radix-4 dan radix-8) dan modul penggabung digunakan dan dianalisa. Integrasi kedua-dua modul ini akan membentuk penerima MC-CDMA. Fungsi FFT adalah untuk menukar isyarat dalam domain masa ke domain frekuensi, manakala penggabung melakukan pengumpulan data, menganggar saluran dan demodulasi data untuk memulihkan bit yang dihantar. Analisis fungsi telah dijalankan pada simulasi dan perkakasan penerima MC-CDMA untuk mengkaji keupayaan penerima MC-CDMA untuk menerima data tanpa penjadualan. Simulasi dan perkakasan berjaya dimana penerima MC-CDMA menerima dan memaparkan keputusan yang sepatutnya. Penerima MC-CDMA mencapai 39.13mW jumlah penggunaan kuasa dan 0.95mm2 jumlah penggunaan Kawasan. Modul nisbah isyarat-ke-bunyi (SNR) juga ditambah pada penerima MC-CDMA dan hasilnya menunjukkan secara purata penerima MC-CDMA mempunyai SNR sebanyak 31.92dB, nilai SNR yang baik utuk aplikasi tanpa wayar. Proses pengoptimuman dengan mengeluarkan reka bentuk hierarki telah mengurangkan penggunaan kuasa dan kawasan 59.61% penjimatan kuasa dan 30.07% penjimatan kawasan. Perlaksanaan MC-CDMA pada papan FPGA memberikan jumlah penggunan kuasa sebanyak 28.57mW dan menggunakan 2.072/114,480 elemen logik, hanya 2% dari jumlah keseluruhan elemen logik. Sebagai kesimpulan, reka bentuk penerima MC-CDMA di dalam tesis ini adalah kecil, berkuasa rendah, mempunyai nilai SNR yang baik dan keupayaan untuk menghapuskan perjadualan, ciri-ciri yang sesuai untuk pemproses nod sensor WSN.

ACKNOWLEDGEMENTS

Alhamdulillah. Praise to God for His blessing in giving me the strength and ease in completing this thesis.

Firstly, I would like to express my sincere gratitude to my PhD supervisor, Dr. Nasri Sulaiman for the continuous support for my PhD study, for his patience, encouragement and immense knowledge. His guidance helped me in my research and writing of this thesis. I could not have imagined having a better supervisor for my PhD study.

Besides my supervisor, I would like to thank the rest of my supervisory committee: Assoc. Prof. Dr. Azilah Saparon, Dr. Haslina Jaafar and Dr. Yusnani Mohd Yussoff for their encouragement and insightful comments throughout my PhD journey.

My sincere thanks also go to my fellow FFT group at UPM and my colleagues at UiTM, especially GOMAC, TFJ and PC, for their endless support.

I am grateful to my mother, Hjh. Fodziah Mohamad and my father, Hj. Mohd Hassan Hussain, who have provided me through moral and emotional support in my life.

Last but not the least, without the blessing, prayer, love and wholehearted support from my beloved husband, Abd. Rahim Mohd Shahari, and my lovely children, l'zzatun Nisaa', Nurul Hana and Ahmad Mikael, this thesis would not have been possible. This thesis was submitted to the Senate of the Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Doctor of Philosophy. The members of the Supervisory Committee were as follows:

Nasri bin Sulaiman, PhD Associate Professor Faculty of Engineering Universiti Putra Malaysia

(Chairman)

Haslina binti Jaafar, PhD Senior Lecturer Faculty of Engineering

Universiti Putra Malaysia (Member)

Azilah binti Saparon, PhD

Associate Professor Faculty of Electrical Engineering Universiti Teknologi MARA (Member)

Yusnani binti Mohd Yussoff, PhD

Senior Lecturer, Ir Faculty of Electrical Engineering Universiti Teknologi MARA (Member)

ZALILAH MOHD SHARIFF, PhD

Professor and Dean School of Graduate Studies Universiti Putra Malaysia

Date: 09 April 2020

Declaration by graduate student

I hereby confirm that:

- this thesis is my original work;
- quotations, illustrations and citations have been duly referenced;
- this thesis has not been submitted previously or concurrently for any other degree at any institutions;
- intellectual property from the thesis and copyright of thesis are fully-owned by Universiti Putra Malaysia, as according to the Universiti Putra Malaysia (Research) Rules 2012;
- written permission must be obtained from supervisor and the office of Deputy Vice-Chancellor (Research and innovation) before thesis is published (in the form of written, printed or in electronic form) including books, journals, modules, proceedings, popular writings, seminar papers, manuscripts, posters, reports, lecture notes, learning modules or any other materials as stated in the Universiti Putra Malaysia (Research) Rules 2012;
- there is no plagiarism or data falsification/fabrication in the thesis, and scholarly integrity is upheld as according to the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) and the Universiti Putra Malaysia (Research) Rules 2012. The thesis has undergone plagiarism detection software

Signature :

Date:

Name and Matric No: Siti Lailatul binti Mohd Hassan, GS41856

Declaration by Members of Supervisory Committee

This is to confirm that:

 \mathbf{G}

- the research conducted and the writing of this thesis was under our supervision;
- supervision responsibilities as stated in the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) were adhered to.

Signature: Name of Chairman of Supervisory Committee:	Associate Professor Dr. Nasri bin Sulaiman
Signature: Name of Member of Supervisory Committee:	Dr. Haslina binti Jaafar
Signature: Name of Member of Supervisory Committee:	Associate Professor Dr. Azilah binti Saparon
Signature: Name of Member of Supervisory Committee:	Dr. Yusnani binti Mohd Yussoff

TABLE OF CONTENTS

	TABLE OF CONTENTS	
		Page
ABST ABST ACKN APPR DECL LIST (LIST (RACT RAK OWLEDGEMENTS OVAL ARATION DF TABLES DF FIGURES DF ABBREVIATIONS	i iii v vi viii xiii xv xv xix
CHAP 1	TER INTRODUCTION1.1Research Background1.2Problem Statement1.3Objective1.4Significance of the Study1.5Scope of the study1.6Thesis Structure	1 1 2 3 4 4 5
2	LITERATURE REVIEW 2.1 Introduction 2.2 Overview of Wireless Sensor Networks 2.2.1 WSN architecture 2.2.2 WSN networks communication architecture 2.2.3 WSN Network Topology 2.2.4 WSN applications 2.2.5 WSN platform	6 6 6 8 9 10 12
	2.3 Critical problems in WSN 2.3.1 Scheduling 2.3.2 Power consumption 2.3.3 Self-management 2.3.4 Wireless networking 2.3.5 Design Constraints 2.3.6 Security	14 14 17 18 18 19 19
	2.4 Overview of MC-CDMA systems 2.4.1 MC-CDMA transmitter and receiver 2.4.2 Research on MC-CDMA receiver	21 21 23
	 2.5 Overview of fast Fourier transform (FFT) processor 2.5.1 Fast Fourier transform (FFT) Algorithms 2.5.2 FFT Architectures 	25 25 31
	2.6 Overview of combiner 2.7 Summary	33 35
3	METHODOLOGY 3.1 Introduction	36 36
	3.3 Low power MC-CDMA design specification	39

6

3.4.1 Pipelined architecture 40 3.4.2 Hardware implementation 40 3.4.3 High radix architecture 40 3.4.4 Magnitude reduction 40 3.4.5 Wordlength optimisation 41 3.5 FFT Matlab modelling 41 3.6 Low power pipelined FFT design 43 3.7 Pipelined FFT modules in Verilog design 46 3.7.1 Data buffer module 48 3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 De-spreading module 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Divis	3.4	Low power techniques and architectures for FFT	40
3.4.2 Hardware implementation 40 3.4.3 High radix architecture 40 3.4.4 Magnitude reduction 40 3.4.5 Wordlength optimisation 41 3.5 FFT Matlab modelling 41 3.6 Low power pipelined FFT design 43 3.7 Pipelined FFT modules in Verilog design 46 3.7.1 Data buffer module 48 3.7.2 Datapath module 49 3.7.4 Rotator module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 59 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 61 3.11.4 Memory module		3.4.1 Pipelined architecture	40
3.4.3 High radix architecture 40 3.4.4 Magnitude reduction 40 3.4.5 Wordlength optimisation 41 3.5 FFT Matlab modelling 41 3.6 Low power pipelined FFT design 43 3.7 Pipelined FFT modules in Verilog design 46 3.7.1 Data buffer module 48 3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 De-spreading module 58 3.11.1 De-spreading module 59 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.2 Channel estimation and demodulation module </td <td></td> <td>3.4.2 Hardware implementation</td> <td>40</td>		3.4.2 Hardware implementation	40
3.4.4 Magnitude reduction 40 3.4.5 Wordlength optimisation 41 3.5 FFT Matlab modelling 41 3.6 Low power pipelined FFT design 43 3.7 Pipelined FFT modules in Verilog design 46 3.7.1 Data buffer module 49 3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.3 Power and area performance analysis 54 9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Despreading module 58 3.11.1 Despreading module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area		3.4.3 High radix architecture	40
3.4.5 Wordlength optimisation 41 3.5 FFT Matlab modelling 41 3.6 Low power pipelined FFT design 43 3.7 Pipelined FFT modules in Verilog design 46 3.7.1 Data buffer module 48 3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 De-spreading module 58 3.11.1 De-spreading module 59 3.11.3 Division module 61 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.11.2 Combiner power and area optimization 62 3.13 Combiner power		3.4.4 Magnitude reduction	40
3.5 FFT Matlab modelling 41 3.6 Low power pipelined FFT design 43 3.7 Pipelined FFT modules in Verilog design 46 3.7.1 Data buffer module 48 3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area optimization 62 3		3.4.5 Wordlength optimisation	41
3.6 Low power pipelined FFT design 43 3.7 Pipelined FFT modules in Verilog design 46 3.7.1 Data buffer module 48 3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.11.2 Combiner power and area performance analysis 62 3.13 Combiner power and area performance analysis 62 3.14 MC-CDMA system Matlab modelling 63	3.5	FFT Matlab modelling	41
3.7 Pipelined FFT modules in Verilog design 46 3.7.1 Data buffer module 48 3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 59 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.11.2 Combiner power and area optimization 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63	3.6	Low power pipelined FFT design	43
3.7.1 Data buffer module 48 3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Despreading module 58 3.11.1 Despreading module 59 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area optimization 62 3.13 Combiner power and area optimization 62 3.14 Mc-CDMA system Matlab modelling 63 3.15 Mc-CDMA Performance analysis 64	3.7	Pipelined FFT modules in Verilog design	46
3.7.2 Datapath module 49 3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 De-spreading module 58 3.11.1 De-spreading module 59 3.11.3 Division module 59 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area optimization 62 3.13 Combiner power and area optimization 62 3.14 Memory module 61 3.15 MC-CDMA system Matlab modelling 63 3.15 DATA accuracy 64		3.7.1 Data buffer module	48
3.7.3 Shifter module 50 3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area performance analysis 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63 3.15 MC-CDMA Performance analysis 64		3.7.2 Datapath module	49
3.7.4 Rotator module 51 3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area performance analysis 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63 3.15 MC-CDMA Performance analysis 64		3.7.3 Shifter module	50
3.8 Pipelined FFT performance analysis 52 3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area performance analysis 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63 3.15 MC-CDMA Performance analysis 64		3.7.4 Rotator module	51
3.8.1 Data accuracy 52 3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area performance analysis 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63 3.15 MC-CDMA Performance analysis 64	3. <mark>8</mark>	Pipelined FFT performance analysis	52
3.8.2 SNR fitness methodology 53 3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area performance analysis 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63 3.15 MC-CDMA Performance analysis 64		3.8.1 Data accuracy	52
3.8.3 Power and area performance analysis 54 3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area performance analysis 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63 3.15 MC-CDMA Performance analysis 64		3.8.2 SNR fitness methodology	53
3.9 Pipelined FFT power and area optimization 57 3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area performance analysis 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63 3.15 MC-CDMA Performance analysis 64		3.8.3 Power and area performance analysis	54
3.10 Low power techniques and architectures for the combiner 57 3.11 Low power combiner module in Verilog design 58 3.11.1 De-spreading module 58 3.11.2 Channel estimation and demodulation module 59 3.11.3 Division module 60 3.11.4 Memory module 61 3.11.5 Finite State Machine (FSM) module 61 3.12 Combiner power and area performance analysis 62 3.13 Combiner power and area optimization 62 3.14 MC-CDMA system Matlab modelling 63 3.15 MC-CDMA Performance analysis 64	3.9	Pipelined FFT power and area optimization	57
combiner573.11Low power combiner module in Verilog design583.11.1De-spreading module583.11.2Channel estimation and demodulation module593.11.3Division module603.11.4Memory module613.11.5Finite State Machine (FSM) module613.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15.1Data accuracy64	3.10	Low power techniques and architectures for the	
3.11Low power combiner module in Verilog design583.11.1De-spreading module583.11.2Channel estimation and demodulation module593.11.3Division module603.11.4Memory module613.11.5Finite State Machine (FSM) module613.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15.1Data accuracy64		combiner	57
3.11.1De-spreading module583.11.2Channel estimation and demodulation module593.11.3Division module603.11.4Memory module613.11.5Finite State Machine (FSM) module613.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15.1Data accuracy64	3.11	Low power combiner module in Verilog design	58
3.11.2Channel estimation and demodulation module593.11.3Division module603.11.4Memory module613.11.5Finite State Machine (FSM) module613.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15.1Data accuracy64		3.11.1 De-spreading module	58
Module593.11.3Division module603.11.4Memory module613.11.5Finite State Machine (FSM) module613.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15.1Data accuracy64		3.11.2 Channel estimation and demodulation	50
3.11.3Division module603.11.4Memory module613.11.5Finite State Machine (FSM) module613.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15.1Data accuracy64		module	59
3.11.4Memory module613.11.5Finite State Machine (FSM) module613.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15.1Data accuracy64		3.11.3 Division module	0U 61
3.11.5Finite State Machine (FSM) module613.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15.1Data accuracy64		2.11.4 Memory module	01
3.12Combiner power and area performance analysis623.13Combiner power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.151Data accuracy64	2 1 2	Combiner newer and area performance analysis	62
3.13Combine power and area optimization623.14MC-CDMA system Matlab modelling633.15MC-CDMA Performance analysis643.15Data accuracy64	3.12	Combiner power and area performance analysis	62
3.15 MC-CDMA Performance analysis 64 3.151 Data accuracy 64	3.13	MC-CDMA system Matlab modelling	63
3 15 1 Data accuracy	3 15	MC-CDMA System Malab Modeling	64
	5.15	3 15 1 Data accuracy	64
3 15 2 MC-CDMA SNR fitness methodology 64		3 15 2 MC-CDMA SNR fitness methodology	64
3 15 3 Power and area performance analysis 65		3 15.3 Power and area performance analysis	65
3 16 MC-CDMA on EPGA 65	3 16	MC-CDMA on FPGA	65
	0.10	3 16 1 Scheduling elimination	67
3 16 1 Scheduling elimination 67		3.16.2 FPGA power and area analysis	74
3.16.1 Scheduling elimination 67 3.16.2 FPGA power and area analysis 74	3.17	Summary	75
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75			
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75	RESUL	TS AND DISCUSSIONS	76
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS76	4.1	Introduction	76
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS4.1Introduction76	4.2	Low power pipelined FFT processor functionality	
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS4.1Introduction764.2Low power pipelined FFT processor functionality		analysis and verification	76
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS764.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification76		4.2.1 16-point pipelined FFT	76
3.16.1 Scheduling elimination 67 3.16.1 Scheduling elimination 67 3.16.2 FPGA power and area analysis 74 3.17 Summary 75 RESULTS AND DISCUSSIONS 76 4.1 Introduction 76 4.2 Low power pipelined FFT processor functionality analysis and verification 76 4.2.1 16-point pipelined FFT 76		4.2.2 64-point pipelined FFT	79
3.16.1 Scheduling elimination 67 3.16.1 Scheduling elimination 67 3.16.2 FPGA power and area analysis 74 3.17 Summary 75 RESULTS AND DISCUSSIONS 76 4.1 Introduction 76 4.2 Low power pipelined FFT processor functionality 76 4.2.1 16-point pipelined FFT 76 4.2.2 64-point pipelined FFT 79		4.2.3 256-point pipelined FFT	81
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS4.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT81	4.3	Sub-modules in pipelined FFT	84
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75 RESULTS AND DISCUSSIONS 764.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT814.3Sub-modules in pipelined FFT84		4.3.1 Data buffer module	84
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75 RESULTS AND DISCUSSIONS 764.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT814.3Sub-modules in pipelined FFT844.3.1Data buffer module84		4.3.2 Data path module	85
3.16Scheduling elimination673.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS4.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT814.3Sub-modules in pipelined FFT844.3.1Data buffer module844.3.2Data path module85		4.3.3 Shifter	86
	3.17 RESUL	3.16.1 Scheduling elimination 3.16.2 FPGA power and area analysis Summary TS AND DISCUSSIONS	67 74 75 76
2 15.2 MC CDMA SNP fitness methodology		3.15.1 Data accuracy	04 64
3.15.2 MC-CDMA SNR fitness methodology 64		3.15.2 MC-CDMA SNR fitness methodology	64
3.15.2 MC-CDMA SNR fitness methodology 64		3.15.2 MC-CDMA SNR fitness methodology	64
3.15.3 Dower and area performance analysis 65		3 15 3 Power and area performance analysis	65
3.15.3 Power and area performance analysis 65		3.15.3 Power and area performance analysis	65
3.15.3 Power and area performance analysis 65		3.15.3 Power and area performance analysis	65
3 16 MC-CDMA on EPGA 65	3 16	MC-CDMA on EPGA	65
	3.10	MIC-CDIMA OIT FPGA	00
		3.16.1 Scheduling elimination	67
3.16.1 Scheduling elimination 67		3.16.2 FPGA power and area analysis	74
3.16.1Scheduling elimination673.16.2FPGA power and area analysis74	3.17	Summary	75
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75		,	
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75	RESUL	TS AND DISCUSSIONS	76
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS76	4.1	Introduction	76
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS4.1Introduction76	4.2	Low power pipelined FFT processor functionality	
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS764.1Introduction764.2Low power pipelined FFT processor functionality		analysis and verification	76
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS4.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification76		4.2.1 16-point pipelined FFT	76
3.16.1 Scheduling elimination 67 3.16.2 FPGA power and area analysis 74 3.17 Summary 75 RESULTS AND DISCUSSIONS 76 4.1 Introduction 76 4.2 Low power pipelined FFT processor functionality analysis and verification 76 4.2.1 16-point pipelined FFT 76		122 64 point pipelined EET	70
3.16.1 Scheduling elimination 67 3.16.2 FPGA power and area analysis 74 3.17 Summary 75 RESULTS AND DISCUSSIONS 76 4.1 Introduction 76 4.2 Low power pipelined FFT processor functionality analysis and verification 76 4.2.1 16-point pipelined FFT 76 4.2.2 64 point pipelined FFT 76			19
3.16.1 Scheduling elimination 67 3.16.2 FPGA power and area analysis 74 3.17 Summary 75 RESULTS AND DISCUSSIONS 76 4.1 Introduction 76 4.2 Low power pipelined FFT processor functionality analysis and verification 76 4.2.1 16-point pipelined FFT 76 4.2.2 64-point pipelined FFT 76 4.2.2 64-point pipelined FFT 76		4.2.3 256-point pipelined FFI	81
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75 RESULTS AND DISCUSSIONS 4.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT81	4.3	Sub-modules in pipelined FFT	84
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75 RESULTS AND DISCUSSIONS 764.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT814.3Sub-modules in pipelined FFT84		4.3.1 Data buffer module	84
3.16Scheduling elimination673.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75RESULTS AND DISCUSSIONS76764.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT814.3Sub-modules in pipelined FFT844.3.1Data buffer module84		4.3.2 Data path module	85
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75 RESULTS AND DISCUSSIONS 764.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT814.3Sub-modules in pipelined FFT844.3.1Data buffer module844.3.2Data path module85		4.3.3 Shifter	86
3.16.1Scheduling elimination673.16.2FPGA power and area analysis743.17Summary75 RESULTS AND DISCUSSIONS 764.1Introduction764.2Low power pipelined FFT processor functionality analysis and verification764.2.116-point pipelined FFT764.2.264-point pipelined FFT794.2.3256-point pipelined FFT814.3Sub-modules in pipelined FFT844.3.1Data buffer module844.3.2Data path module854.3.3Shifter86			

4

xi

		4.3.4 Rotator	88
	4.4	Pipelined FFT performance analysis	88
		4.4.1 Percentage differences	88
		4.4.2 Power and area consumption	90
		4.4.3 SNR fitness	91
	4.5	Pipelined FFT power and area optimization	93
	4.6	Low power combiner	98
		4.6.1 Combiner power and area optimization	99
	4.7	Low power MC-CDMA receiver	99
	4.8	MC-CDMA power and area analysis	102
		4.8.1 MC-CDMA power and area optimization	103
	4.9	Low power MC-CDMA receiver on FPGA	
		implementation	104
		4.9.1 FPGA power consumption and total logic	
		element	106
	4.10	Summary	108
F	CONCL		100
5	E 1	Conclusions	109
	0.1 E 0	Contributions	109
	0.Z	Contributions	110
	5.5	Future recommendations	110
REFER	ENCES		111
APPEN	DICES		122
BIODA	TA OF T	THE STUDENT	125
LIST O	F PUBL	ICATIONS	126

 \bigcirc

LIST OF TABLES

	LIST OF TABLES	
Table		Page
2.1	Summary of WSNs applications requirements	12
2.2	Processors advantages and disadvantages	13
2.3	Scheduling techniques and its related problems	16
2.4	WSN critical problems summary	20
2.5	Previous MC-CDMA research and implementations	24
2.6	Real multiplication and addition for different radix [30]	31
2.7	FFT architecture advantages and disadvantages	33
3.1	MC-CDMA receiver design specification	39
3.2	Pipelined FFT signal description	47
3.3	Example of shifter output	50
3.4	Bit reduction sample for 8 to 16-bit	54
3.5	Example of data in three of sensor nodes	71
3.6	The modulated data for three sensor nodes SN_1 , SN_2 and SN_3	72
3.7	An example of SN1 data process at the MC-CDMA receiver	73
4.1	Results for 16-point pipelined FFT (radix-4)	78
4.2	Results for 16-point pipelined FFT (radix-8)	78
4.3	Results for 64-point pipelined FFT (radix-4)	80
4.4	Results for 64-point pipelined FFT (radix-8)	81
4.5	Results for 256-point pipelined FFT(radix-4)	83
4.6	Results for 256-point pipelined FFT (radix-8)	84
4.7	Results for 8-point pipelined FFT	86
4.8	Bits differences for software and hardware simulation	89

FFT power and area consumption	90
Power and area consumption of combiner	98
Combiner power and area-saving	99
Simulation results for MC-CDMA receiver	100
Data slot (i) at MC-CDMA receiver	101
Power and area consumption of MC-CDMA	102
MC-CDMA power and area-saving	103
Sample output of 64-point pipelined FFT hardware implementation	105
MC-CDMA hardware implementation	106
Power consumption measurement	107
Total logic elements	107
	FFT power and area consumption Power and area consumption of combiner Combiner power and area-saving Simulation results for MC-CDMA receiver Data slot (i) at MC-CDMA receiver Power and area consumption of MC-CDMA MC-CDMA power and area-saving Sample output of 64-point pipelined FFT hardware implementation MC-CDMA hardware implementation Power consumption measurement Total logic elements

 \bigcirc

LIST OF FIGURES

Figure	9	Page	
2.1	WSN node system architecture [35]	7	
2.2	WSN protocol stack [41]	8	
2.3	Sensor network data communication	9	
2.4	(a) star topology, (b)tree topology, (c)mesh topology (d)bus topology (e)ring topology (f)circular topology	10	
2.5	(a) sensor node 1 transmits data at t=1, (b) sensor node 2 transmits data at t=2 and (c) sensor node 3 transmits data at t=3	15	
2.6	Block diagram of low power MC-CDMA transmitter architecture	22	
2.7	MC-CDMA receiver block diagram	22	
2.8	Radix-2 butterfly operation	26	
2.9	Example of radix-2 DIT implementation on 8-point FFT	27	
2.10	Example of <i>N</i> =2 ³ signal flow graph	28	
2.11	Radix-4 butterfly	29	
2.12	Radix-2 ² butterfly	29	
2.13	Radix-8 butterfly	30	
2.14	Example for MCD implementation of radix-2 FFT algorithm with N equal to 16	31	
2.15	Example of radix-2 SDF	32	
2.16	Memory-based FFT architecture	32	
2.17	Combiner module architecture	34	
3.1	Overall design flow	38	
3.2	Low power MC-CDMA receiver module	39	
3.3	FFT modelling in Matlab	42	

 \mathbf{G}

3.4	(a) Input and output of the FFT module in Matlab, (b) Input and output of the pipelined FFT module in Verilog	43
3.5	Pipelined FFT testbench	44
3.6	Pipelined FFT block module	45
3.7	Pipelined FFT design flow	46
3.8	Dual-port RAM	48
3.9	Batch of data for 16-point pipelined FFT	49
3.10	Shifter with overflow signal	51
3.11	Rotator with twiddle factor ROM	51
3.12	SNR fitness methodology for pipelined FFT processor	53
3.13	Power and area analysis using Synopsys Design Compiler (DC)	56
3.14	Optimization process	57
3.15	De-spreading module	58
3.16	Channel estimation phase and the demodulation	59
3.17	Sub-carrier summer	60
3.18	Division module	61
3.19	MC-CDMA transmitter and receiver modelling in Matlab	63
3.20	SNR fitness methodology for MC-CDMA receiver	64
3.21	Block diagram of MC-CDMA on the FPGA	65
3.22	RTL view of low power MC-CDMA receiver	67
3.23	Several wireless sensor nodes transmitting data to MC-CDMA receiver cluster head node	68
3.24	MC-CDMA receiver scheduling elimination on FPGA	69
3.25	Flowchart on the process of data transmission by sensor nodes and data received by MC-CDMA receiver without scheduling	70

3.26	Power and logic elements measurement using PowerPlay Power Analyzer Tools in Quartus	74
4.1	Sample input for 16-point pipelined FFT	77
4.2	Sample output for 16-point pipelined FFT (radix-4)	77
4.3	Sample output for 16-point pipelined FFT (radix-8)	77
4.4	Sample input for 64-point pipelined FFT	79
4.5	Sample output for 64-point pipelined FFT (radix-4)	79
4.6	Sample output for 64-point pipelined FFT (radix-8)	79
4.7	Sample input for 256-point pipelined FFT	81
4.8	Sample output for 256-point pipelined FFT (radix-4)	82
4.9	Sample output for 256-point pipelined FFT (radix-8)	82
4.10	Data buffer input signals	84
4.11	Data buffer output signals	85
4.12	Sample input for 8-point pipelined FFT	85
4.13	Sample output for 8-point pipelined FFT	85
4.14	Shift '00'	86
4.15	Shift '01'	87
4.16	Shift '10'	87
4.17	Shift '11'	87
4.18	Twiddle factor ROM	88
4.19	Output percentage differences	89
4.20	Average SNR fitness for different radix	91
4.21	16-point pipelined FFT with bits variation	92
4.22	64-point pipelined FFT with bits variation	93
4.23	Pipelined FFT total dynamic power	94

xvii

4.24	Pipelined FFT cell leakage power	95
4.25	Pipelined FFT power saving	96
4.26	Pipelined FFT total cell area	97
4.27	Pipelined FFT total cell area saving	98
4.28	MC-CDMA receiver sample input	100
4.29	MC-CDMA receiver sample output	100
4.30	Output (acc) at 128 data slot (i)	101
4.31	Output (acc) at 256 data slot (i)	102
4.32	Output (acc) at 1024 data slot (i)	102
4.33	Average SNR fitness for low power MC-CDMA receiver	103
4.34	Sample 64-point pipelined FFT on FPGA	104
4.35	Sample input and output of MC-CDMA receiver on FPGA	105

 \bigcirc

LIST OF ABBREVIATIONS

acc	accumulator output
ACK	Acknowledge
ASIC	application-specific integrated circuit
BE	beacon-enable
BER	bit-error-rate
BMAC	berkeley media access control
CDMA	code-division multiple access
CPU	central processing unit
CSMA/CA	carrier sense multiple access/collision avoidance
CTS	clear to send
DAC	digital-to-analog converter
DARPA	defence advances research project agency
DFT	discrete Fourier transform
DI	data input imaginary
DIT	decimation-in-time
DIF	decimation-in-frequency
DR	data input real
DOI	data output imaginary
DOR	data output real
DS-CDMA	direct sequence code division multiple access
DS-MAC	dynamic sensor- media access control
DSN	distributed sensor network
DSP	digital signal processor

6)

FIFO	first-in first-out
FFT	fast Fourier transform
FPGA	field-programmable gate array
FSM	finite state machine
GPS	global positioning system
HEX	Hexadecimal
IC	integrated circuit
IFFT	inverse fast Fourier transform
ISI	inter-symbol interference
MAC	media access control
MC-CDMA	multi-carrier code division multiple access
МСО	Microcontroller
MDC	multi-path delay commutator
MMP	mobility management plane
MMSE	minimum mean square error
MPU	Microprocessor
NAMA	node activation multiple access
np-CSMA	non-persistent carrier sense multiple access
OFDM	orthogonal frequency division multiplexing
PMP	power management plane
RAM	random access memory
RF	radio-frequency
ROM	read-only memory
RTS	request to send
S-MAC	sensor- media access control

6

SDF	single-path delay feedback
•=.	

SNR signal-to-noise ratio

- SOSUS sound surveillance system
- SRAM static random access memory
- STDMA spatial time division multiple access
- SYNC synchronization
- T-MAC timeout- media access control
- TCP transmission control protocol
- TDMA time division multiple access
- TMP task management plane
- TRAMA traffic-adaptive media access control
- VHDL very high-speed description language
- WSN wireless sensor network

CHAPTER 1

INTRODUCTION

1.1 Research Background

Wireless Sensor Networks (WSN) is a system consists of sensor nodes deployed over a geographical area [1]. These sensor nodes have the same essential function of data sampling, data processing, and communication capabilities to transmit and receive information [2]. WSN are widely used in environmental data collection, security monitoring, and sensor node tracking [3]. An architecture of a typical sensor nodes consists of four subsystems; power supply, sensing, processing, and communication subsystem [4].

Initially, sensor nodes will listen to the channel every time even when there is no data on the channel during the data aggregation, which creates idle listening, as the cluster-head or coordinator nodes do not know when data will be sent from its child nodes. Then, TDMA is presented, introducing the use of scheduling [5]. Scheduling removes the idle listening by creating a fixed time slot for transmitting and receiving for all nodes available in the system. This protocol saves energy by assigning the nodes to sleep modes every time the nodes finish transmitting or receiving data. It also saves battery life because the collision is avoidable; no retransmission is needed [6]. However, the difficulty with TDMA protocols is the synchronisation between nodes. The scheduling becomes more complicated when the topology changes either by insertion of new nodes, and nodes are off because of battery exhaustion, interference with the communication links and many other causes of increase or reduction of the number of nodes. It is difficult to change the slot assignment assigned in the first place since all nodes must agree on the slot assignments [7].

To avoid idle listening in the previous communication protocol and at the same time eliminating the scheduling problems, code-division multiple access (CDMA) protocols is considered as the best solutions [8]. CDMA offers a collision-free medium because sensor nodes can transmit or receive data simultaneously over a single communication channel. The introduction of MC-CDMA had enhanced the performance by reducing the computational complexity of CDMA. MC-CDMA is the hybrid of orthogonal frequency division multiplexing (OFDM) and CDMA techniques. It combines the advantages of both OFDM and CDMA to produce a spectrally, efficient multi-user access system [9]. MC-CDMA can process transmitted and received data in bulk. There is no more scheduling needed for WSN nodes to communicate with each other or cluster-head. It will improve the overall system reliability, and all data can be processed on a real-time basis, no more delays or data lost and fading along the way. This research is motivated by the desire to eliminate both idle listening and scheduling in the WSN communication protocol with low power design MC-CDMA systems.

This thesis aims to improve the performance of power, area and SNR of pipelined FFT, and combiner module for MC-CDMA receiver to eliminate the need for scheduling (particularly TDMA approach) in WSN communication. The pipelined FFT design must have \leq 50mW power consumption and \leq 1mm² area consumption. The combiner design needs to comply with \leq 20mW power consumption and \leq 0.5mm² area consumption. Overall, the MC-CDMA receiver design must achieve \leq 50mW power consumption, \leq 1mm² area consumption and \geq 20dB SNR value for the best design to be implemented in the WSN system as sensor nodes required very low power and tiny processor for a longer lifespan.

1.2 Problem Statement

In WSN, there is a need for scheduling for various communication activities between sensor nodes to the cluster-head or the neighbouring nodes. Most of the WSN adapt the TDMA and MAC layer approach techniques for scheduling purposes [10]. The main question arises from the thought of how to ensure the channel is most productive when the sensor nodes fail to immediately transmit the data available because of the scheduling protocol adapted by the WSN. Scheduling is not an efficient protocol because it has the problem of allocating transmission segment to sensor nodes at each time and under different channel qualities. Three main reasons scheduling problem arise in WSN: the communication resources are shared amongst sensor nodes over a geographical area, during transmission, signals were interfered with each other, and some data may be lost due to impairments, such as fading and attenuation. Other problems related to scheduling are hidden nodes in the network, run time error, and real-time data communication[11]. All problems related to scheduling are tight to the major problems in WSN, which is the power consumption.

Power consumption is a major issue in WSN. Previous research in all WSN area; topology, routing, communication protocol, hardware and software implementation, highlights the importance of low power design [12]–[16]. In case of scheduling, power consumption increased when sensor nodes fail to send their data during their time segment, and it needs to retransmit. Sometimes, while waiting for their schedule to transmit, data have already been contaminated with noise, the need to retransmit again, causing more power consumption. In some other problem, it is not real-time data communication, making the available information useless, and this will be a waste of power [17].

The idea is to design an MC-CDMA receiver at which different sensor nodes can communicate simultaneously, without further coordination protocol and without worrying about when to transmit or receive. The MC-CDMA receiver will be able to successfully decode the simultaneous data receive and determine the source of the arrived data [18]. Since most of sensors nodes are battery operated and placed in an isolated area, MC-CDMA is the best choice for WSN sensor nodes processor because low power is a vital condition for its design. However, most of MC-CDMA research focuses on the signal-to-noise ratio (SNR), bit-error-rate

(BER) and behavioural analysis [19][20][21]. There is also a lack of studies of MC-CDMA in hardware implementation; which focused on power and area consumption. Most of the research on MC-CDMA with FPGA implementation only focus on its behaviour studies without concerning the power and area analysis [9][22][23][24]. Another gap in the studies of MC-CDMA is the application studies, where some of the research stops at the functionality analysis without applying them into real-world application [25].

MC-CDMA usually consists of two major blocks, which are the FFT and combiner. Although MC-CDMA is an ongoing study, there is a lack of research on utilizing the FFT and combiner blocks. Most of the MC-CDMA research focused on the SNR and BER without concerning the design architecture. There are a lot of FFT architectures studied by the previous researcher, for example, pipelined, memory, parallel, and many more [26][27][28]. This architecture can be implemented with various algorithms such as radix-2, radix-4, radix-8 and any larger radix value [29][30]. There are many types of research carried out on FFT; however, there is a deficient in the FFT application and implementation studies. Usually, the research stop at the software level, some manage to study up to hardware simulation; however, FFT had not been fully utilised in full system design [31]. This thesis overcomes all the related issues and studied the most common architecture use, which is pipelined with radix-4 and radix-8 configuration and the implementation of it in the hardware (FPGA).

In summary, this research suggests a total and comprehensive solution to eliminate the need for scheduling in the WSN using the low power MC-CDMA receiver implemented on FPGA, a well-known platform for low power, high design flexibility, and support parallel computing [19]. MC-CDMA allows the system to support multiple users (nodes communication) at the same time over the same frequency band, eliminating the scheduling problem. The MC-CDMA design adapted the low power consumption blocks such as pipelined FFT and combiner.

1.3 Objective

The contributions of this thesis are to improve the performance of power, area and SNR of pipelined FFT and combiner module for MC-CDMA receiver to eliminates the need for scheduling (particularly TDMA approach) in WSN communication.

In detail, the objectives of this research are:

1. To design and optimize low power FFT in MC-CDMA receiver with pipelined architecture and different radix and size configuration.

- 2. To optimize the combiner module in MC-CDMA receiver for hardware implementation.
- 3. To verify the performance of the MC-CDMA receiver in term of power, area, and accuracy.
- To verify the functionality of the MC-CDMA receiver on FPGA for scheduling elimination.

1.4 Significance of the Study

The research proposes a new technique to be used in WSN using MC-CDMA to eliminate the scheduling problem in WSN. MC-CDMA architecture used in this research has low power consumption, low area consumption, and high accuracy. The MC-CDMA includes pipelined FFT in its design, and it is a well-known architecture for low power design.

The positive impacts of this research project are as follow:

- i. Eliminates scheduling for data transmission in WSN without jeopardising power consumption.
- ii. Our MC-CDMA design is low in power and very suitable to be implemented in WSN sensor nodes.
- iii. Each data received by MC-CDMA receiver are easily segmented, and sender nodes are traceable.

1.5 Scope of the study

Scope of study in this research are as below:

- The MC-CDMA implementation is on the modulation/digital part of the receiver on the cluster-head nodes.
- The definition of WSN is for commercial use, open, and can be applied in various applications.
- FPGA board used in this research is Altera DE2-115 with Cyclone IV processor chip.
- 90nm technology library is used for power and area simulation using Synopsis.
- Three FFT sizes, 16, 64, and 256-point with two different configuration radix-4 and radix-8 are studied in this thesis.
- Matlab data are used as a benchmark for verification purpose.

1.6 Thesis Structure

The thesis is organised as per followings:

- i. Chapter 1 is dedicated to the introduction of this thesis. It starts with a research background that includes the motivation for this research. Then, the description of problems and limitations of the existing approaches carried out by various researchers, followed by aims and research objectives of this thesis. Finally, the significance and scope of this research project were stated for further clarification.
- ii. Chapter 2 presents the literature review for this thesis, which starts with an overview of WSN, followed by WSN architecture, WSN network communication architecture and also WSN network topology. Then, WSN applications are further discussed before the problems in WSN, and scheduling problems specifically are deliberated. Next, FFT algorithms and architectures were discussed, and previous processor type used in WSN are detailed out. Lastly, an overview of MC-CDMA, MC-CDMA receiver and transmitter as well as recent studies related to MC-CDMA on FPGA were presented.
- iii. Chapter 3 covers the research methodology conducted throughout this research project. The chapter thoroughly discusses all the steps required to achieve all the objectives of this thesis, including pipelined FFT design, combiner and MC-CDMA design. Followed by designs validation process and also performance analysis in term of power, area, and accuracy.
- iv. Chapter 4 describes in detail the contributions of this research to the field, which includes the low power pipelined FFT, low power combiner, and low power MC-CDMA design. This chapter also highlights the novelty of this research, which is scheduling elimination. This chapter extensively describes the experimental results along with the relevant and essential discussion on the advantages and limitations of the proposed design and implementation.
- v. Chapter 5 summarizes the overall achievements and discoveries in this thesis and concludes the advantages and limitations of the works done. Finally, some potential improvements and suggestions are proposed for future research.

REFERENCES

- I. Khan, F. Belqasmi, R. Glitho, N. Crespi, M. Morrow, and P. Polakos, "Wireless sensor network virtualization: A survey," *IEEE Commun. Surv. Tutorials*, vol. 18, no. 1, pp. 553–576, 2016, doi: 10.1109/COMST.2015.2412971.
- [2] C. M. Wong, "Synchronization on hybrid transmit-only nodes for slight modified IEEE 802.15.4 wireless sensor networks," *IEEE Work. Local Metrop. Area Networks*, vol. 2017-June, pp. 4–5, 2017, doi: 10.1109/LANMAN.2017.7972135.
- [3] I. Harish and S. I. Sambasivan, "A protocol stack design and implementation of wireless sensor network for emerging application," 2013 IEEE Int. Conf. Emerg. Trends Comput. Commun. Nanotechnology, ICE-CCN 2013, no. Iceccn, pp. 523–527, 2013, doi: 10.1109/ICE-CCN.2013.6528555.
- [4] M. Kocakulak and I. Butun, "An overview of Wireless Sensor Networks towards internet of things," 2017 IEEE 7th Annu. Comput. Commun. Work. Conf., pp. 1–6, 2017, doi: 10.1109/CCWC.2017.7868374.
- [5] A. Ahmad and Z. Hanzálek, "Distributed Real Time TDMA Scheduling Algorithm for Tree Topology WSNs," *IFAC-PapersOnLine*, vol. 50, no. 1, pp. 5926–5933, 2017, doi: 10.1016/j.ifacol.2017.08.1484.
- [6] D. Jegal and B. Ahn, "A TDMA modem design for multiparty communications with the relay function," *IEEE Pacific RIM Conf. Commun. Comput. Signal Process. - Proc.*, vol. 2015-Novem, pp. 391– 395, 2015, doi: 10.1109/PACRIM.2015.7334868.
- [7] C. Xia, X. Jin, L. Kong, C. Xu, and P. Zeng, "Heterogeneous slot scheduling for real-time industrial wireless sensor networks," *Comput. Networks*, vol. 157, no. 114, pp. 68–77, 2019, doi: 10.1016/j.comnet.2019.04.005.
- [8] A. Kumar and M. Gupta, "Design, comparative study and analysis of CDMA for different modulation techniques," *Egypt. Informatics J.*, vol. 16, no. 3, pp. 351–365, 2015, doi: 10.1016/j.eij.2015.07.004.
- [9] A. K. Nahar and Y. Rahayu, "Design and Implementation of MC-CDMA Wireless Communication System Using Partial Reconfiguration in FPGA—A Review," *Int. J. Adv. Commun. Technol. IJACT Vol.*, vol. 2, no. 2, pp. 42–46, 2015.
- [10] D. Quintas and V. Friderikos, "Energy efficient spatial TDMA scheduling in wireless networks," *Comput. Oper. Res.*, vol. 39, no. 9, pp. 2091–2099, 2012, doi: 10.1016/j.cor.2011.10.009.

- [11] Y. G. Kim and M. J. Lee, "Scheduling multi-channel and multi-timeslot in time constrained wireless sensor networks via simulated annealing and particle swarm optimization," *IEEE Commun. Mag.*, vol. 52, no. 1, pp. 122–129, 2014, doi: 10.1109/MCOM.2014.6710073.
- [12] C. Wang, M. Park, W. Zhao, G. Liu, Z. Dilli, and M. Peckerar, "An ultralow power regulator system for WSNs powered by energy harvesting," *Solid. State. Electron.*, vol. 101, pp. 38–43, 2014, doi: 10.1016/j.sse.2014.06.015.
- [13] A. Chefi, A. Soudani, and G. Sicard, "Hardware compression scheme based on low complexity arithmetic encoding for low power image transmission over WSNs," *AEU - Int. J. Electron. Commun.*, vol. 68, no. 3, pp. 193–200, 2014, doi: 10.1016/j.aeue.2013.08.006.
- [14] A. Saini, A. Kansal, and N. S. Randhawa, "Minimization of energy consumption in WSN using hybrid WECRA approach," *Procedia Comput. Sci.*, vol. 155, pp. 803–808, 2019, doi: 10.1016/j.procs.2019.08.118.
- [15] W. Peng, C. Li, G. Zhang, and J. Yi, "Interval type-2 fuzzy logic based transmission power allocation strategy for lifetime maximization of WSNs," *Eng. Appl. Artif. Intell.*, vol. 87, no. January 2019, p. 103269, 2020, doi: 10.1016/j.engappai.2019.103269.
- [16] A. M. Abdal-Kadhim and K. S. Leong, "Event Priority Driven Dissemination EPDD management algorithm for low power WSN nodes powered by a dual source energy harvester," AEU - Int. J. Electron. Commun., vol. 113, p. 152988, 2020, doi: 10.1016/j.aeue.2019.152988.
- [17] N. Lavanya and T. Shankar, "A Review on Energy-Efficient Scheduling Mechanisms in Wireless Sensor Networks," vol. 9, no. August, 2016, doi: 10.17485/ijst/2016/v9i32/86910.
- [18] K. Suebjakplong and P. Yuvapoositanon, "A CG-MOE algorithm for frequency domain MC-CDMA receivers," 2011 Int. Symp. Intell. Signal Process. Commun. Syst. "The Decad. Intell. Green Signal Process. Commun. ISPACS 2011, pp. 1–6, 2011, doi: 10.1109/ISPACS.2011.6146197.
- [19] P. Velavan and M. Santhi, "Design and FPGA realization of MC-CDMA system using pseudo chaotic sequence generator," *Int. Conf. Commun. Signal Process. ICCSP 2014 - Proc.*, pp. 498–502, 2014, doi: 10.1109/ICCSP.2014.6949892.
- [20] D. Shahbaztabar, S. Alirezaee, M. Ahmadi, and R. Heydari, "A MC-CDMA system based on orthogonal filter banks of wavelet transforms and partial combining," *AEU - Int. J. Electron. Commun.*, vol. 94, no. May, pp. 128–138, 2018, doi: 10.1016/j.aeue.2018.05.026.

- [21] H. Carvajal Mora, N. Orozco Garzón, and C. de Almeida, "Performance analysis of MC-CDMA cellular systems employing MMSE multiuser detector in presence of own-cell and co-cell interference," *AEU - Int. J. Electron. Commun.*, vol. 80, pp. 19–28, 2017, doi: 10.1016/j.aeue.2017.06.020.
- [22] A. K. Nahar, S. A. Gitaffa, M. M. Ezzaldean, and H. K. Khleaf, "FPGA Implementation of MC-CDMA Wireless Communication System Based on SDR-A Review," *Rev. Inf. Eng. Appl.*, vol. 4, no. 1, pp. 1–19, 2017, doi: 10.18488/journal.79.2017.41.1.19.
- [23] A. K. Nahar, S. A. Gitaffa, M. M. Ezzaldean, and H. K. Khleaf, "FPGA Implementation of MC-CDMA Wireless Communication System Based on SDR-A Review," *Rev. Inf. Eng. Appl.*, vol. 4, no. 1, pp. 1–19, 2017, doi: 10.18488/journal.79.2017.41.1.19.
- [24] G. H. Provin and K. Sowmya, "MC-CDMA Transceiver Design and Hardware Implementation for 4G Network with Optimized Successive Interference Cancellation for CI-Based Multiuser Detection using VLSI," pp. 1814–1817, 2014.
- [25] M. M. Arifeen, Z. Tasnim, M. Mahmud, and M. S. Kaiser, "Performance Analysis of MC-CDMA based Underwater Wireless Sensor Network," 2018 Int. Conf. Adv. Comput. Commun. Informatics, ICACCI 2018, no. December, pp. 1919–1924, 2018, doi: 10.1109/ICACCI.2018.8554589.
- [26] P. A. Sophy, R. Srinivasan, J. Raja, and M. Avinash, "Analysis and Design of Low Power Radix-4 FFT Processor using Pipelined Architecture," pp. 227–232, 2015.
- [27] A. Sergiyenko and A. Serhienko, "Modules for pipelined mixed radix FFT processors," *Int. J. Reconfigurable Comput.*, vol. 2016, 2016, doi: 10.1155/2016/3561317.
- [28] M. Wang and Z. Li, "An area- and energy-efficient hybrid architecture for floating-point FFT computations," *Microprocess. Microsyst.*, vol. 65, pp. 14–22, 2019, doi: 10.1016/j.micpro.2018.12.007.
- [29] M. Sun, L. Tian, and D. Dai, "Radix-8 FFT Processor Design Based on FPGA," 2012 5th Int. Congr. Image Signal Process. (CISP 2012), no. Cisp, pp. 1453–1457, 2012.
- [30] K. Jayaram and C. Arun, "Survey Report for Radix 2, Radix 4, Radix 8 FFT Algorithms," *Int. J. Innov. Res. Sci. Eng. Technol.*, pp. 5149–5154, 2015, doi: 10.15680/IJIRSET.2015.0407015.
- [31] A. Mukherjee, A. Sinha, and D. Choudhury, "A Novel Architecture of Area Efficient FFT Algorithm for FPGA Implementation," ACM SIGARCH Comput. Archit. News, vol. 42, no. 1, pp. 1–6, 2015, doi:

10.1145/2935687.2935689.

- [32] T. Nath and M. Azharuddin, "Application of wireless sensor networks for Rhino protection against poachers in Kaziranga National Park," AEU -Int. J. Electron. Commun., vol. 111, p. 152882, 2019, doi: 10.1016/j.aeue.2019.152882.
- [33] Y. Cheng, D. Yang, H. Zhou, and H. Wang, "Adopting IEEE 802.11 MAC for industrial delay-sensitive wireless control and monitoring applications: A survey," *Comput. Networks*, vol. 157, pp. 41–67, 2019, doi: 10.1016/j.comnet.2019.04.002.
- [34] G. Dang and X. Cheng, "Application of Wireless Sensor Network in Monitoring System Based on Zigbee," 2014 IEEE Work. Adv. Res. Technol. Ind. Appl., pp. 181–183, 2014.
- [35] M. DENER, "WiSeN: A new sensor node for smart applications with wireless sensor networks," *Comput. Electr. Eng.*, vol. 64, pp. 380–394, 2017, doi: 10.1016/j.compeleceng.2017.06.027.
- [36] M. Kuzlu, M. Hasan, S. Rahman, and H. Dincer, "Design of wireless smart metering system based on MSP430 MCU and ZigBee for residential application," 2011 7th Int. Conf. Electr. Electron. Eng., pp. II-255-II–258, 2011.
- [37] F. Karray, M. W. Jmal, A. Garcia-Ortiz, M. Abid, and A. M. Obeid, "A comprehensive survey on wireless sensor node hardware platforms," *Comput. Networks*, vol. 144, pp. 89–110, 2018, doi: 10.1016/j.comnet.2018.05.010.
- [38] C. Von Der Ahe, B. Lüers, L. Overmeyer, B. Geck, and T. Fürtjes, "Low power sensor node with photovoltaic power supply for radio-based process monitoring," *Procedia Manuf.*, vol. 24, pp. 203–209, 2018, doi: 10.1016/j.promfg.2018.06.038.
- [39] A. Prayati, C. Antonopoulos, T. Stoyanova, C. Koulamas, and G. Papadopoulos, "A modeling approach on the TelosB WSN platform power consumption," *J. Syst. Softw.*, vol. 83, no. 8, pp. 1355–1363, 2010, doi: 10.1016/j.jss.2010.01.015.
- [40] F. Karim and S. Zeadally, "Energy harvesting in wireless sensor networks: A comprehensive review," *Renew. Sustain. Energy Rev.*, vol. 55, pp. 1041–1054, 2016, doi: 10.1016/j.rser.2015.11.010.
- [41] A. Abed, A. Alkhatib, and G. S. Baicher, "Wireless Sensor Network Architecture," *Int. Conf. Comput. Networks Commun. Syst.*, vol. 35, no. Cncs, pp. 11–15, 2012.

- [42] R. Singh and A. K. Verma, "Efficient image transfer over WSN using cross layer architecture," *Optik (Stuttg).*, vol. 130, pp. 499–504, 2017, doi: 10.1016/j.ijleo.2016.10.143.
- [43] M. U. Harun, A. Rasyid, A. Sudarsono, I. Winarno, D. Dwi, and H. Rupawan, "Guaranteed Time Slot Allocation Method for IEEE 802 . 15 .
 4 Wireless Sensor Network," 2015 Int. Conf. Comput. Control. Informatics Its Appl., pp. 85–88, 2015.
- [44] M. Elappila, S. Chinara, and D. R. Parhi, "Survivable Path Routing in WSN for IoT applications," *Pervasive Mob. Comput.*, vol. 43, pp. 49–63, 2018, doi: 10.1016/j.pmcj.2017.11.004.
- [45] R. Singh and S. Dewra, "Performance evaluation of star, tree & mesh optical network topologies using optimized Raman-EDFA Hybrid Optical Amplifier," Int. Conf. Trends Autom. Commun. Comput. Technol. I-TACT 2015, pp. 1–6, 2016, doi: 10.1109/ITACT.2015.7492667.
- [46] L. K. Ketshabetswe, A. M. Zungeru, M. Mangwala, J. M. Chuma, and B. Sigweni, "Communication protocols for wireless sensor networks: A survey and comparison," *Heliyon*, vol. 5, no. 5, p. e01591, 2019, doi: 10.1016/j.heliyon.2019.e01591.
- [47] M. S. Devi and P. Kumar, "Wireless sensor Network based Industrial Automation using Internet of Things (IoT)," Int. J. Adv. Trends Comput. Sci. Eng., vol. 7, no. December, pp. 82–86, 2018.
- [48] S. Naufel *et al.*, "DARPA investment in peripheral nerve interfaces for prosthetics, prescriptions, and plasticity," *J. Neurosci. Methods*, vol. 332, no. May 2019, p. 108539, 2020, doi: 10.1016/j.jneumeth.2019.108539.
- [49] C. Grumazescu, V. A. Vladuta, and G. Subasu, "WSN solutions for communication challenges in military live simulation environments," *IEEE Int. Conf. Commun.*, vol. 2016-Augus, pp. 319–322, 2016, doi: 10.1109/ICComm.2016.7528266.
- [50] Di. Pant, S. Verma, and P. Dhuliya, "A study on disaster detection and management using WSN in Himalayan region of Uttarakhand," *Proc. -*2017 3rd Int. Conf. Adv. Comput. Commun. Autom. (Fall), ICACCA 2017, vol. 2018-Janua, pp. 1–6, 2018, doi: 10.1109/ICACCAF.2017.8344703.
- [51] A. Bhavsar and H. Arolkar, "ZigBee based network architecture for animal health monitoring," *Proc. 2015 1st Int. Conf. Next Gener. Comput. Technol. NGCT 2015*, no. September, pp. 398–402, 2016, doi: 10.1109/NGCT.2015.7375149.
- [52] M. R. M. Kassim and A. N. Harun, "Applications of WSN in agricultural environment monitoring systems," 2016 Int. Conf. Inf. Commun. Technol. Converg. ICTC 2016, pp. 344–349, 2016, doi:

10.1109/ICTC.2016.7763493.

- [53] T. Rault, A. Bouabdallah, and Y. Challal, "Energy efficiency in wireless sensor networks: A top-down survey," *Comput. Networks*, vol. 67, pp. 104–122, 2014, doi: 10.1016/j.comnet.2014.03.027.
- [54] P. M. Glatz, C. Steger, and R. Weiss, "A Wireless Sensor Node For River Monitoring Using MSP430 And Energy Harvesting," *4th Eur. Educ. Res. Conf. (EDERC)*, 2010.
- [55] J. Lu, H. Okada, T. Itoh, T. Harada, and R. Maeda, "Toward the world smallest wireless sensor nodes with ultralow power consumption," *IEEE Sens. J.*, vol. 14, no. 6, pp. 2035–2041, 2014, doi: 10.1109/JSEN.2014.2309176.
- [56] M. Mbodila, E. Obeten, and I. Bassey, "Implementation of novel vehicles' traffic monitoring using wireless sensor network in South Africa," *Proc.* 2015 IEEE Int. Conf. Commun. Softw. Networks, ICCSN 2015, pp. 282– 286, 2015, doi: 10.1109/ICCSN.2015.7296170.
- [57] A. Mathur, T. Newe, and M. Rao, "Healthcare WSN: Cluster Elections and Selective Forwarding Defense," *Proc. - NGMAST 2015 9th Int. Conf. Next Gener. Mob. Appl. Serv. Technol.*, pp. 341–346, 2016, doi: 10.1109/NGMAST.2015.14.
- [58] R. Souissi and M. Ben-ammar, "An Intelligent Wireless Sensor Network Temperature Acquisition System with an FPGA," vol. 2014, no. January, pp. 1–7, 2014.
- [59] J. Yackovich, D. Mossé, A. Rowe, and R. Rajkumar, "Making WSN TDMA practical: Stealing slots up and down the tree," *Proc. - 17th IEEE Int. Conf. Embed. Real-Time Comput. Syst. Appl. RTCSA 2011*, vol. 1, pp. 41–50, 2011, doi: 10.1109/RTCSA.2011.84.
- [60] A. Bhatia and R. C. Hansdah, "RD-TDMA: A Randomized and Distributed TDMA Scheduling for Correlated Contention in WSNs," 2014, doi: 10.1109/WAINA.2014.65.
- [61] D. Saha and M. A. Matin, "A new Uni-Scheduling algorithm in S-MAC based wireless sensor networks," *2011 Int. Conf. Wirel. Commun. Signal Process. WCSP 2011*, 2011, doi: 10.1109/WCSP.2011.6096930.
- [62] X. Zhou and A. Boukerche, "Performance Analysis of Traffic-adaptive MAC Strategies for Mobile Device-to-Device Communications," 2017.
- [63] A. Wheeler and E. Corporation, "Commercial Applications of Wireless Sensor Networks Using ZigBee," no. April, pp. 70–77, 2007.

- [64] R. Dutta, S. Gupta, and M. K. Das, "Power Consumption and Maximizing Network Lifetime During Communication of Sensor Node in WSN," *Procedia Technol.*, vol. 4, pp. 158–162, 2012, doi: 10.1016/j.protcy.2012.05.023.
- [65] R. Weiß, H. Eckert, M. Schienle, A. Frey, and B. Krümmer, "Efficient Solar Powered Wireless Sensor Solution," pp. 912–915, 2013.
- [66] J. Xu, W. Yang, L. Zhang, R. Han, and X. Shao, "Multi-sensor detection with particle swarm optimization for time-frequency coded cooperative WSNs based on MC-CDMA for underground coal mines," *Sensors* (*Switzerland*), vol. 15, no. 9, pp. 21134–21152, 2015, doi: 10.3390/s150921134.
- [67] G. Simon, "Efficient time-synchronization in ring-topology wireless sensor networks," 2012 IEEE I2MTC - Int. Instrum. Meas. Technol. Conf. Proc., pp. 958–962, 2012, doi: 10.1109/I2MTC.2012.6229477.
- [68] G. Wang, J. Yu, D. Yu, H. Yu, L. Feng, and P. Liu, "DS-MAC: An energy efficient demand sleep MAC protocol with low latency for wireless sensor networks," *J. Netw. Comput. Appl.*, vol. 58, pp. 155–164, 2015, doi: 10.1016/j.jnca.2015.09.007.
- [69] A. Razaque and K. Elleithy, "Energy-Efficient Boarder Node Medium Access Control Protocol for Wireless Sensor Networks," Sensors, vol. 14, no. 3, pp. 5074–5117, 2014, doi: 10.3390/s140305074.
- [70] G. A. Akpakwu, G. P. Hancke, and A. M. Abu-Mahfouz, "Packets distribution in a tree-based topology Wireless Sensor Networks," *IEEE Int. Conf. Ind. Informatics*, pp. 1181–1184, 2017, doi: 10.1109/INDIN.2016.7819345.
- [71] V. Tabus and J. Astola, "Maximizing the lifetime of energy constrained wireless sensor networks having tree topology," ISCCSP 2014 - 2014 6th Int. Symp. Commun. Control Signal Process. Proc., pp. 388–391, 2014, doi: 10.1109/ISCCSP.2014.6877895.
- [72] M. M. T. Maw and K. Kunavut, "Energy efficient topology control in multihop wireless networks based on one-hop and two-hop neighbor information," 2016 13th Int. Jt. Conf. Comput. Sci. Softw. Eng. JCSSE 2016, pp. 1–5, 2016, doi: 10.1109/JCSSE.2016.7748876.
- [73] R. Lajara, J. Pelegrí-Sebastiá, and J. J. Perez Solano, "Power consumption analysis of operating systems for wireless sensor networks," *Sensors*, vol. 10, no. 6, pp. 5809–5826, 2010, doi: 10.3390/s100605809.
- [74] H. Zhou, "Design and FPGA Implementation of OFDM System with Channel Estimation and Synchronization," Concordia University, 2013.

- [75] R. Ge, H. Pan, Z. Lin, L. Hou, N. Gong, and J. Wang, "RF-powered battery-less Wireless Sensor Network," 2016 5th Int. Symp. Next-Generation Electron. ISNE 2016, pp. 3–5, 2016, doi: 10.1109/ISNE.2016.7543351.
- [76] J. Gnanambigai and N. Rengarajan, "A Clustering Based Hybrid Routing Protocol For Enhancing Network Lifetime Of Wireless Sensor Network," 2014 2nd Int. Conf. Devices, Circuits Syst., pp. 2–5, 2014.
- [77] N. D. Tan and N. D. Viet, "SSTBC: Sleep scheduled and tree-based clustering routing protocol for energy-efficient in wireless sensor networks," Proc. - 2015 IEEE RIVF Int. Conf. Comput. Commun. Technol. Res. Innov. Vis. Futur. IEEE RIVF 2015, pp. 180–185, 2015, doi: 10.1109/RIVF.2015.7049896.
- [78] L. Hanzo, M. Münster, B. J. Choi, and T. Keller, "OFDM and MC-CDMA for Broadband Multi-User Communications, WLANs and Broadcasting," OFDM MC-CDMA Broadband Multi-User Commun. WLANs Broadcast., 2012, doi: 10.1002/9780470861813.
- [79] C. Technology and C. Academy, "Design and Implementation of a SoCbased Security Coprocessor and Program Protection Mechanism for WSN," *IET Int. Conf. Wirel. Sens. Netw. 2010 (IET-WSN 2010)*, pp. 1–6, 2010.
- [80] J. Ebenezer, "Real-Time Packet Scheduling for Real-Time Wireless Sensor Networks," 2013 3rd IEEE Int. Adv. Comput. Conf., pp. 273–276, 2012.
- [81] C. P. Waltenegus Dargie, "Fundamentals Of Wireless Sensor Networks Theory And Practice," *Wiley Ser. Wirel. Commun. Mob. Comput.*, 2010.
- [82] M. H. Hasan, T. A. Arslan, and J. T. Thompson, "Low-Power-Adaptive MC-CDMA Receiver Architecture," *ETRI J.*, vol. 29, no. 1, pp. 79–88, Feb. 2007, doi: 10.4218/etrij.07.0106.0101.
- [83] M. Hasan, "Low Power Techniques and Architectures for Multicarrier Wireless Receivers," *Thesis degree Dr. Philos.*, no. August, 2003.
- [84] C. L. Weber, G. K. Huth, and B. H. Batson, "Performance Considerations of Code Division Multiple-Access Systems," *IEEE Trans. Veh. Technol.*, vol. 30, no. 1, pp. 3–10, 1981, doi: 10.1109/T-VT.1981.23873.
- [85] T. M. Lok and T. F. Wong, "Transmitter and receiver optimization in multicarrier CDMA systems," *IEEE Trans. Commun.*, vol. 48, no. 7, pp. 1197–1207, 2000, doi: 10.1109/26.855527.
- [86] A. C. M. and E. A. Al-Susa, "Multicarrier CDMA for future generation mobile communication," *Electron. Communcation Eng. J.*

- [87] B. Natarajan, C. R. Nassar, S. Shattil, M. Michelini, and Z. Wu, "Highperformance MC-CDMA via carrier interferometry codes," *IEEE Trans. Veh. Technol.*, vol. 50, no. 6, pp. 1344–1353, 2001.
- [88] H. K. Pung, "Design and implementation of MC-CDMA Systems for Future Wireless Networks," *EURASIP J. Appl. Signal Processing*, vol. 10, pp. 1604–1615, 2003, doi: 10.1109/sicon.1993.515717.
- [89] M. Tan, P. Zong, and Y. Bar-ness, "Multi-Rate Access Schemes for MC-CDMA," pp. 149–182, 2003.
- [90] M. Guenach and H. Steendam, "Performance evaluation and parameter optimization of MC-CDMA," *IEEE Trans. Veh. Technol.*, vol. 56, no. 3, pp. 1165–1175, 2007, doi: 10.1109/TVT.2007.895605.
- [91] Z. Z. Diao, H. X. Wang, Y. H. Shen, X. P. Mao, and A. Y. Liu, "The FPGA implementation of high-speed DS-CDMA receiver," *Proc. - 2010 1st Int. Conf. Pervasive Comput. Signal Process. Appl. PCSPA 2010*, pp. 751– 754, 2010, doi: 10.1109/PCSPA.2010.187.
- [92] N. Joseph, "I nternational J ournal of I nnovative R esearch in S cience, E ngineering and T echnology FPGA Based Realization of Multi- Carrier Direct Sequence CDMA for SDR Application," vol. 3, no. 3, pp. 1479– 1485, 2014.
- [93] P. Velavan and M. Santhi, "Design and FPGA realization of MC-CDMA system using pseudo chaotic sequence generator," Int. Conf. Commun. Signal Process. ICCSP 2014 - Proc., pp. 498–502, 2014, doi: 10.1109/ICCSP.2014.6949892.
- [94] G. P. Channe, "OPEN ACCESS VHDL Implementation of DSSS-CDMA Transmitter and Receiver (Hash function)," no. April, pp. 29–34, 2014.
- [95] C. Burrus and I. Selesnick, "Winograd's Short DFT Algorithms," *OpenStaz-CNX Modul.*, no. 1, pp. 1–18, 2010.
- [96] R. Rathore, "Comparison Study of DIT and DIF Radix-2 FFT Algorithm," vol. 150, no. 7, pp. 25–28, 2016.
- [97] D. Jayakumar and E. Logashanmugam, "Design of Combined Radix-2, Radix- 4 and Radix-8 based Single Path Delay Feedback (SDF) FFT," vol. 9, no. December, pp. 974–977, 2016, doi: 10.17485/ijst/2016/v9i45/103389.
- [98] N. Sulaiman, "Design of a reconfigurable FFT processor using Multiobjective Genetic Algorithm," 2010 Int. Conf. Intell. Adv. Syst., pp. 1–5, Jun. 2010, doi: 10.1109/ICIAS.2010.5716157.

- [99] M. Rajasekhar, K. Manjula, M. T. Scholar, and E. Systems, "Design and Simulation of 512 Point FFT using RADIX-8 Algorithm," vol. 05, no. 04, pp. 30–33, 2016.
- [100] G. K. Ganjikunta and S. K. Sahoo, "An area-efficient and low-power 64point pipeline Fast Fourier Transform for OFDM applications," *Integr. VLSI J.*, vol. 57, no. December 2016, pp. 125–131, 2017, doi: 10.1016/j.vlsi.2016.12.002.
- [101] M. Wang, F. Wang, S. Wei, and Z. Li, "A pipelined area-efficient and highspeed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations," *Microelectronics J.*, vol. 47, pp. 19–30, 2016, doi: 10.1016/j.mejo.2015.11.004.
- [102] K. J. Yang, S. H. Tsai, and G. C. H. Chuang, "MDC FFT/IFFT processor with variable length for MIMO-OFDM systems," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 21, no. 4, pp. 720–731, 2013, doi: 10.1109/TVLSI.2012.2194315.
- [103] P. Bansal, B. S. Dhaliwal, and S. S. Gill, "Memory-efficient Radix-2 FFT processor using CORDIC algorithm," 2014 Int. Conf. Green Comput. Commun. Electr. Eng., pp. 1–5, Mar. 2014, doi: 10.1109/ICGCCEE.2014.6922202.
- [104] S. M. Joshi, "FFT Architectures : A Review," *Int. J. Comput. Appl.*, vol. 116, no. 7, pp. 33–36, 2015.
- [105] S. M. Senthil, J. S. Arockia, T. Arputharaj, and M. Banupriya, "Design of adaptive MC-CDMA receiver using low power parallel-pipelined FFT architecture," 2013 Pan African Int. Conf. Inf. Sci. Comput. Telecommun. PACT 2013, pp. 29–33, 2013, doi: 10.1109/SCAT.2013.7055085.
- [106] J. G. Nash, "High-throughput programmable systolic array FFT architecture and FPGA implementations," *2014 Int. Conf. Comput. Netw. Commun. ICNC 2014*, pp. 878–884, 2014, doi: 10.1109/ICCNC.2014.6785453.
- [107] S. Chtourou, M. Abid, Z. Marrakchi, and H. Mehrez, "Power dissipation analysis for island-style FPGA architecture," *2014 5th Int. Conf. Inf. Commun. Syst. ICICS 2014*, pp. 1–4, 2014, doi: 10.1109/IACS.2014.6841956.
- [108] A. S. Beulet Paul, S. Raju, and R. Janakiraman, "Low power reconfigurable FP-FFT core with an array of folded DA butterflies," *Tijdschr. voor Urol.*, vol. 2014, no. 1, pp. 1–17, 2014, doi: 10.1186/1687-6180-2014-144.

- [109] V. V. Deotare, D. V. Padole, and A. S. Wakode, "Area and power analysis of AES using hardware and software Co-design," *Proc. - 2014 IEEE Glob. Conf. Wirel. Comput. Networking, GCWCN 2014*, pp. 194–198, 2015, doi: 10.1109/GCWCN.2014.7030877.
- [110] N. Sulaiman, "Genetic algorithms for word length optimization of FFT processors," no. August, 2008.
- [111] X. Wei, H. Yang, W. Li, Z. Huang, T. Yin, and L. Yu, "A reconfigurable 4-GS/s power-efficient floating-point FFT processor design and implementation based on single-sided binary-tree decomposition," *Integration*, vol. 66, no. September 2018, pp. 164–172, 2019, doi: 10.1016/j.vlsi.2019.02.008.
- [112] A. Rauf, M. A. Pasha, and S. Masud, "Towards design and automation of a scalable split-radix FFT processor for high throughput applications," *Microprocess. Microsyst.*, vol. 65, no. 2019, pp. 148–157, 2019, doi: 10.1016/j.micpro.2018.12.008.
- [113] S. Kala, S. Nalesh, S. K. Nandy, and R. Narayan, "Energy Efficient, Scalable, and Dynamically Reconfigurable FFT Architecture for OFDM Systems," *Proc. - 2014 5th Int. Symp. Electron. Syst. Des. ISED 2014*, pp. 20–24, 2015, doi: 10.1109/ISED.2014.12.
- [114] X. Deng, X. Li, Q. Liu, and Z. Chen, "Link adaptation scheme with signalto-noise ratio feedback for IEEE 802.11 networks," *Proc. - 2013 IEEE Int. Conf. High Perform. Comput. Commun. HPCC 2013 2013 IEEE Int. Conf. Embed. Ubiquitous Comput. EUC 2013*, pp. 1281–1286, 2014, doi: 10.1109/HPCC.and.EUC.2013.182.
- [115] S. L. M. Hassan, N. Sulaiman, S. S. Shariffudin, and T. N. T. Yaakub, "Signal-to-noise ratio study on pipelined fast fourier transform processor," *Bull. Electr. Eng. Informatics*, vol. 7, no. 2, pp. 230–235, 2018, doi: 10.11591/eei.v7i2.1167.
- [116] N. Lawal, F. Lateef, and M. Usman, "Power consumption measurement & configuration time of FPGA," 2015 Power Gener. Syst. Renew. Energy Technol. PGSRET 2015, pp. 1–5, 2015, doi: 10.1109/PGSRET.2015.7312250.
- [117] S. M. Salih and T. M. Ali, "A Proposed Improvement Model for MC-CDMA in Selective Fading Channel," vol. 2, no. 1, pp. 1–11, 2009.
- [118] R. Seshadri and P. N. Penchalaiah, "Method for Reducing of Noise By Improving Signal - To -Noise -Ratio in Wireless LAN," Int. J. Netw. Secur. Its Appl., vol. 3, no. 5, pp. 115–120, 2011.