



**UNIVERSITI PUTRA MALAYSIA**

**SIMULATION AND ANALYSIS OF SHORT CHANNEL EFFECTS ON  
BULK AND TRI-GATE MULTIPLE INPUT FLOATING GATE MOSFET**

**SITI NUUR BASMIN MOHD MAAROF**

**FK 2008 78**



**SIMULATION AND ANALYSIS OF SHORT CHANNEL EFFECTS ON BULK  
AND TRI-GATE MULTIPLE INPUT FLOATING GATE MOSFET**

**By**

**SITI NUUR BASMIN MOHD MAAROF**

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia, in  
Fulfilment of the Requirements for the Degree of Master Of Science**

**July 2008**



## **DEDICATION**

This Thesis is dedicated  
To

My Parents  
**Mohd. Maarof Abd Moxsin and Nor'Aini Hassan**

My Brothers and Sister  
**Mohd. Akmal, Siti Zatil Iman, 'Afif and Amar**

Abstract of thesis prepared to the Senate of Universiti Putra Malaysia in fulfilment of the requirements for the degree of Master of Science

**SIMULATION AND ANALYSIS OF SHORT CHANNEL EFFECTS ON BULK AND TRI-GATE MULTIPLE INPUT FLOATING GATE MOSFET**

By

**Siti Nur Basmin Mohd. Maarof**

**July 2008**

**Chairman: Roslina Mohd Sidek, PhD**

**Faculty: Engineering**

While the scaling limits of MOSFET have been widely researched, the scaling of Multiple Input Floating Gate (MIFG) MOSFET devices has been receiving less attention. The MIFG MOSFET has short channel effect that arises from the scaling of the device at a more significant level than the typical MOSFET because the existence of the floating gate electrode widens the distance of the input gates and the channel. This distance weakens the ability of the gate to control the channel charge effectively which leads to higher short channel effects.

Tri-gate MIFG MOSFET proposed in this thesis is combination technologies of a MIFG MOSFET planar device structure and a 3-D Tri-gate transistor. The ability to circumvent short channel effect of the Tri-gate MOSFET are emphasized on the subthreshold characteristic of the device by monitoring the DIBL and subthreshold slope parameter and is compared with a bulk MIFG MOSFET structure at equal technology parameter. The device coupling capacitor and voltage bias at control gate are varied in order to analyze its influence on these effects. Two different structures, Top Tri-gate MIFG MOSFET and Side Tri-gate MIFG MOSFET were studied. This

research focuses in the physical MIFG MOSFET structures and analyzes its short channel effect behavior by performing 3-D computer-based numerical simulations using Davinci simulator.

There were two sets of results obtained when comparing the short channel effect of the two Tri-gate MIFG MOSFETs with bulk MIFG MOSFET. At  $C_2/C_1 \leq 1$  and at variable  $V_{\text{gate2}}$ , Tri-gate MIFG MOSFETs shows better results than the bulk MIFG MOSFET in subthreshold slope and DIBL effect with best in  $C_2/C_1 = 0.5$  followed by  $C_2/C_1 = 1$ . From the electrostatic potential distribution graph of the devices, the better short channel effect suppression can be interpreted as a result of better gate controllability in the Tri-gate MIFG MOSFET than the bulk MIFG MOSFET channel.

However, for  $C_2/C_1 > 1$ , overall Tri-gate MIFG MOSFETs shows worse short channel effects than the bulk MIFG MOSFET. The Tri-gate device structure shows the worst short channel effect behavior than the bulk device structure which contradicts with the previous results. The correlation between  $C_2/C_1 \leq 1$  and  $C_2/C_1 > 1$  for a two-input gates in the Tri-gate MIFG MOSFET to control short channel effects is that gate 1 as the signal gate has to have a large area in order to control the channel effectively. At the same time, the voltage applied at gate 2 has to be controlled just to be sufficiently enough to turn on the transistor. The placement of the input gates as the top and side of the floating gate does give significant effect in the simulation results where the Top Tri-gate MIFG MOSFET gives better or approximately same data with the Side Tri-gate MIFG MOSFET.

It can be concluded that the suppression of short channel effects of the Tri-gate MIFG MOSFET must not only consider the Tri-gate structure itself, but must also take into account the area of input gate coupling capacitance, voltage bias and placement of the input gates.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan Ijazah Sarjana Sains

**SIMULASI DAN ANALISIS KESAN SALURAN PENDEK TERHADAP  
MOSFET BULK DAN MOSFET TIGA-GET PELBAGAI MASUKAN GET  
TERAPUNG**

Oleh

**Siti Nur Basmin Mohd. Maarof**

**July 2008**

**Pengerusi: Roslina Mohd Sidek, PhD**

**Fakulti: Kejuruteraan**

Batasan penskalaan peranti MOSFET dikaji secara meluas. Namun begitu, kajian terhadap pengecilan MOSFET Pelbagai Masukan Get Terapung (MIFG) masih mendapat kurang perhatian. Kesan saluran pendek terhadap MOSFET MIFG akibat pengecilan peranti adalah lebih tinggi jika dibandingkan dengan peranti MOSFET biasa disebabkan oleh kehadiran elektrod terapung yang melebarkan jarak di antara get masukan dan saluran. Jarak ini melemahkan kebolehan get untuk mengawal cas saluran secara berkesan yang membawa kepada kesan saluran pendek yang lebih tinggi.

MOSFET Tiga-get MIFG yang diperkenalkan di dalam tesis ini adalah integrasi teknologi struktur satah peranti MOSFET bulk MIFG dan 3-D Tiga-get. Keupayaan MOSFET Tiga-get dalam memperbaiki kesan saluran pendek memberi fokus khususnya pada ciri *subthreshold* peranti dengan melihat parameter DIBL dan kecerunan *subthreshold*. Kajian ini membuat perbandingan keputusan antara MOSFET bulk MIFG dan MOSFET Tiga-get MIFG pada parameter teknologi yang

sama. Kemuatan berpasangan peranti dan aplikasi voltan pada get kawalan dipelbagaikan bagi menganalisa pengaruhnya ke atas kesan saluran pendek. Dua struktur berlainan, MOSFET Tiga-get Atas MIFG dan MOSFET Tiga-get Sisi MIFG dikaji. Kajian ini memfokuskan terhadap struktur fizikal MIFG MOSFET dan menganalisa kelakuan kesan saluran pendeknya dengan melakukan simulasi *numerical* 3-D berasaskan komputer menggunakan pensimulasi Davinci.

Terdapat dua set keputusan apabila membandingkan kesan saluran pendek bagi kedua-dua MOSFET Tiga-get MIFG dengan MOSFET bulk MIFG. Pada keadaan  $C_2/C_1 \leq 1$  dan  $V_{gate2}$  dipelbagaikan, MOSFET Tiga-get MIFG menunjukkan keputusan yang lebih baik daripada MOSFET bulk MIFG pada keputusan kecerunan *subthreshold* dan kesan DIBL. Keputusan yang terbaik diperolehi pada  $C_2/C_1 = 0.5$  diikuti dengan  $C_2/C_1 = 1$ . Daripada graf taburan potensi elektrostatik peranti, keberkesanan kesan saluran pendek tertahan yang baik boleh diterjemahkan sebagai hasil keupayaan get untuk mengawal saluran di dalam MOSFET Tiga-get MIFG dengan baik berbanding MOSFET bulk MIFG.

Namun begitu, Tri-get MOSFET MIFG pada  $C_2/C_1 > 1$ , secara keseluruhannya menunjukkan kesan saluran pendek yang lebih buruk berbanding MOSFET bulk MIFG dimana ia bertentangan dengan keputusan sebelum ini. Hubungkait antara  $C_2/C_1 \leq 1$  dan  $C_2/C_1 > 1$  bagi kedua-dua input get di dalam Tiga-get MOSFET MIFG bagi mengawal kesan saluran pendek adalah get 1 yang bertindak sebagai get isyarat memerlukan ruang yang besar bagi mengawal saluran secara efektif. Pada masa yang sama,  $V_{gate2}$  perlu dikawal supaya ia hanya memadai untuk menghidupkan peranti. Kedudukan input get pada atas dan sebelah get terapung memberi kesan terhadap



keputusan simulasi dimana Tiga-get Atas MOSFET MIFG memberikan keputusan yang lebih baik atau sama dengan Tiga-get Sisi MOSFET MIFG.

Kesimpulannya, pengurangan kesan saluran pendek yang baik dalam Tiga-get MOSFET MIFG tidak boleh dianalisa dengan hanya mempertimbangkan struktur fizikal Tiga-get sahaja, tetapi juga perlu mengambil kira keluasan get masukan kemuatan berpasangan, aplikasi voltan dan kedudukan input get.

## ACKNOWLEDGEMENTS

*In the name of Allah, The Most Gracious and The Most Merciful.*

*Alhamdulillah.* I would like to express my deep gratefulness to my supervisor, Dr. Roslina bt. Mohd. Sidek, for her guidance, helpful advice, generous encouragement and motivation, never-ending patience, kind attention and willingness to assist me throughout this research. I have learnt a lot of useful knowledge from her throughout this research. Thank you very much to my supervisory committee members, Prof. Dr. Sudhanshu Shekhar Jamuar, for knowledge sharing and advice. His support and assistance helped me to complete this research work till the end.

I acknowledge Universiti Putra Malaysia for carrying out helpful programs in assisting the postgraduates to achieve good quality in research and writings. I am also thankful to Farizal Muzammil b. Abd. Wahab and Wong Wei Siung of Trans-Dist Engineering Sdn. Bhd. for providing technical support. My sincere appreciation also goes to all Electrical and Electronic Engineering staffs and master and PhD students year 2004-2007, who have helped and guided me throughout my studies. Thank you to other individuals who I have not mentioned but have helped me in any possible way.

Last but not least, I would like to express heartiness gratitude and love to my parents, family and friends for their love, encouragement and support.

I certify that a Thesis Examination Committee has met on 31 July 2008 to conduct the final examination of Siti Nur Basmin Mohd Maarof on her thesis entitled “Simulation and Analysis of Short Channel Effects on Bulk and Tri-Gate Multiple Input Floating Gate Mosfet” in accordance with the Universities and University Colleges Act 1971 and the Constitution of the Universiti Putra Malaysia [P.U.(A) 106] 15 March 1998. The Committee recommends that the student be awarded the Master of Science.

Member of the Thesis Examination Committee were as follows:

**Ishak Aris, PhD**

Associate Professor  
Faculty of Engineering  
Universiti Putra Malaysia  
(Chairman)

**Mohd Nizar Hamidon, PhD**

Lecturer  
Faculty of Engineering  
Universiti Putra Malaysia  
(Internal Examiner)

**Syed Javaid Iqbal, PhD**

Lecturer  
Faculty of Engineering  
Universiti Putra Malaysia  
(Internal Examiner)

**Razali Ismail, PhD**

Associate Professor  
Faculty of Electric Engineering  
Universiti Teknologi Malaysia  
(External Examiner)

---

**BUJANG KIM HUAT, PhD**

Professor and Deputy Dean  
School of Graduate Studies  
Universiti Putra Malaysia

Date: 2 July 2009



This thesis submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Master of Science. The members of the Supervisory Committee are as follows:

**Roslina Mohd. Sidek, PhD**

Associate Professor  
Faculty of Engineering  
Universiti Putra Malaysia  
(Chairman)

**Sudhanshu Shekhar Jamuar, PhD**

Professor  
Faculty of Engineering  
Universiti Putra Malaysia  
(Member)

---

**HASANAH MOHD GHAZALI,**

**PhD**

Professor and Dean  
School of Graduate Studies  
Universiti Putra Malaysia

Date: 9 July 2009



## **DECLARATION**

I hereby declare that the thesis is based on my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.

---

**SITI NUUR BASMIN**  
**MOHD MAAAROF**  
Date:



## TABLE OF CONTENTS

	<b>Page</b>
<b>DEDICATION</b>	<b>ii</b>
<b>ABSTRACT</b>	<b>iii</b>
<b>ABSTRAK</b>	<b>vi</b>
<b>ACKNOWLEDGEMENTS</b>	<b>ix</b>
<b>APPROVAL</b>	<b>x</b>
<b>DECLARATION</b>	<b>xii</b>
<b>LIST OF TABLES</b>	<b>xv</b>
<b>LIST OF FIGURES</b>	<b>xvi</b>
<b>LIST OF ABBREVIATIONS</b>	<b>xx</b>
<b>CHAPTER</b>	
<b>1 INTRODUCTION</b>	
1.1 Evolution of MOSFET	1
1.2 MIFG MOSFET Contributions in VLSI Technology	2
1.3 MIFG Miniaturization from Long Channel to Nanometer Length	4
1.4 MOSFET Design Limits	6
1.4.1 Threshold Voltage Reduction	7
1.4.2 Subthreshold Current	7
1.4.3 Punchthrough	8
1.4.4 DIBL	8
1.5 SOI MOSFET	9
1.6 Problem Statement	11
1.7 Scope of Work	12
1.8 Objective	13
1.9 Thesis Outline	14
<b>2 LITERATURE REVIEW</b>	
2.1 Floating Gate MOSFET History of Development	16
2.2 Device Physic and Operation of MIFG MOSFET	19
2.3 Application of MIFG MOSFET	22
2.3.1 Analog Memory and Trimming Elements	23
2.3.2 Adaptive Circuit	25
2.3.3 Integral Part of Circuit or as Standalone Device	26
2.4 SOI History Development and its Benefits	29
2.5 Tri-gate as Alternative Solution to Suppress Short Channel Effects	32
2.6 Industry Trend	35
2.7 Summary	37
<b>3 RESEARCH DESIGN AND METHODOLOGY</b>	
3.1 Introduction	38
3.2 Overview of the Research Methodology	38
3.2.1 Structure Verification	40



3.2.2	Functional Validation	41
3.3.3	Short Channel Analysis	42
3.3	Overview on How the Device Simulator Works	42
3.4	Construction of Device Structure	45
3.5	Design Parameter on Submicron (0.5 $\mu\text{m}$ ) MIFG MOSFET	51
3.6	Design Parameter on Deep Submicron (50 nm) MIFG MOSFET	52
3.6.1	Fin Thickness	57
3.6.2	Fin Height	58
3.6.3	Gate Oxide Thickness	59
3.6.4	Gate Work function	59
3.6.5	Gate Coupling Capacitor	60
3.7	Electrical Parameter Simulation	61
3.7.1	Output Characteristic	63
3.7.2	Transfer Characteristic	66
3.7.3	Subthreshold Slope	69
3.7.4	DIBL	70
3.8	Summary	71
<b>4</b>	<b>RESULT AND DISCUSSION</b>	
4.1	Introduction	72
4.2	Submicron (0.5 $\mu\text{m}$ ) MIFG MOSFET Transistor	73
4.2.1	Current-Voltage Characteristic	73
4.2.2	Variable Threshold Voltage Transistor	75
4.2.3	Short Channel Effects	80
4.3	Deep Submicron (50 nm) MIFG MOSFET Transistor	85
4.3.1	Current-Voltage Characteristic	86
4.3.2	Variable Threshold Voltage Transistor	91
4.3.3	Short Channel Effects for $C_2/C_1 \leq 1$	96
4.3.4	Short Channel Effects for $C_2/C_1 > 1$	104
4.4	Summary	107
<b>5</b>	<b>CONCLUSION AND RECOMMENDATIONS</b>	
5.1	Summary of the Works	109
5.2	Recommendations for Future Works	114
	<b>REFERENCES</b>	116
	<b>APPENDICES</b>	124
	<b>BIODATA OF STUDENT</b>	140



## LIST OF TABLES

<b>Tables</b>		<b>Pages</b>
2.1	Parameter definition of Tri-gate structure	35
3.1	Definition of terminology used in Taurus WorkBench	43
3.2	Comparison of 0.5 $\mu\text{m}$ bulk NMOS performance parameter	52
3.3	Simulation comparison of bulk MOSFET	53
3.4	Physical device dimension of the Tri-gate employed in the simulation	53
3.5	Simulation comparison of Tri-gate	54
4.1	Power Dissipation of 50 nm MIFG MOSFET	90



## LIST OF FIGURES

Figures		Pages
1.1	Two-input MIFG MOSFET (a) Device Structure (b) Circuit Symbol	2
1.2	Transistor per die on Intel Processors	5
1.3	3-D Multiple Gate devices: (a) Single Gate (b) Double Gate (c) Triple Gate (d) Quadruple Gate (e) $\Pi$ Gate	11
2.1	Progress of floating gate device technology circuit application other than digital memories.	17
2.2	$i$ -input MIFG MOSFET	19
2.3	(a) Structure of multiple input floating gate MOS (b) Relationship between terminal voltages and capacitively couple coefficients.	20
2.4	Degnan, B.P. <i>et. al.</i> signal floating-gate inverter with indirect programming circuit allowing for a non-intrusive addition of a floating gate node.	24
2.5	Liu, W.E. <i>et. al.</i> circuit diagram of the AFGC with PFET input floating gate differential pair	25
2.6	Hasler, P. <i>et. al.</i> AFGA that uses P-FET electron injections where ratio of C2 over C1 sets the gain of this amplifier	26
2.7	Barboro, M. <i>et. al.</i> [40] DNA Hybridization Device Structure	27
2.8	(a) A real-time voltage subtraction circuit using MIFG MOSFET which is a portion of the chip circuit in (b) that is fabricated on 0.35 $\mu\text{m}$ CMOS technology.	28
2.9	Schematic of a $C_v$ MOS transistor. The MOS area has similar fabrication to commercial flash memory cell. Fluids are delivered to the sensing gates through superimposed microfluidics. Fabrication using foundry processing and post-processing overglass (passivation) etch.	29
2.10	Comparison structure of bulk MOS and SOI MOS	30
2.11	Cross Section of the DELTA	33
2.12	(a) Double Gate Structure (b), (c), (d) Various type of Tri-gate structure which shows flexibility in silicon body geometry	34
2.13	3-D Structure of Tri-gate Device	35

2.14	Up-close look of Intel's Tri-gate transistor	36
3.1	Flow of research methodology	39
3.2	Structure verification methodology	40
3.3	Structure function validation	41
3.4	Short channel analysis	42
3.5	The flow of design (a) An experiment is developed through one of the project files (b) An output file is created after the input file is successfully run (c) Extraction of the results from the output file through the toolkits	44
3.6	3-D view of a two-input bulk MIFG MOSFET and the large scale view of the inset	46
3.7	NMOS mesh and doping information (a quarter of the device is shown)	47
3.8	Abrupt p-n net doping of the channel and source/drain region for a Tri-gate SOI MIFG MOSFET	49
3.9	(a) A top view and (b) cut cross of A-A' side view of (c) 3-D simulated view of Tri-gate MOSFET	54
3.10	Views of the Top Tri-gate SOI MIFG MOSFET (a) Top (b) AA' cross cut (c) BB' cross cut (d) simulated of the 3D of the device with mesh shown	56
3.11	Simulated 3-D view of Side Tri-gate SOI MIFG MOSFET	57
3.12	Floating Gate MOSFET and capacitor model	60
3.13	Circuit executed to obtain the output characteristic of a two-input MIFG MOSFET	63
3.14	Input File for output characteristic plot	64
3.15	Output characteristic for a Tri-gate MOSFET at $V_{gate}=1.3$ V and $V_{drain}$ ramped from 0.0 V to 0.7 V	65
3.16	Circuit executed to obtain the transfer characteristic of a two-input MIFG MOSFET	66
3.17	Input file for transfer characteristic plot	66
3.18	Drain current vs. gate voltage at drain bias of 0.05 V for a 0.05 $\mu$ m Tri-gate MOSFET. The horizontal intercept corresponds to the device threshold voltage.	68



3.19	Measurement extracted from the plot via Davinci	68
3.20	Subthreshold swing extraction for a 0.05 $\mu\text{m}$ Tri-gate MIFG MOSFET. The subthreshold slope for this device is approximately 75 mV/dec.	69
3.21	DIBL for a 0.05 $\mu\text{m}$ Tri-gate MOSFET. The DIBL value for this device is approximately 59 mV/V.	71
4.1	Transfer characteristic (a) linear plot (b) log plot when $V_{gate2} = 0.3 \text{ V}$ and $V_{ds}=0.1 \text{ V}$	74
4.2	Output characteristic when drain is applied voltage of 0.1 V	75
4.3	Transfer characteristic (a) linear plot (b) log plot when gate 1 is applied to a bias of 0 V-1.0 V in steps of 0.1 V. The drain is applied with bias of 0.1V and gate 2 is applied with a bias at 0 V, 0.2 V, 0.4 V, 0.6 V, 0.8 V and 1.0 V.	76
4.4	Extraction of varied threshold voltage value at gate 1 when gate 2 is biased from 0.0 V-1.0 V	77
4.5	Transfer characteristic at $V_{ds} = 0.1 \text{ V}$ for coupling capacitance, (a) $C_2/C_1 = 0.25$ . The input gate capacitance $C_1 = 3.45306\text{e-}16 \text{ F}$ and the control gate capacitance $C_2 = 8.63265\text{e-}17 \text{ F}$ (b) $C_2/C_1 = 4.0$ . The input gate capacitance $C_1 = 8.63265\text{e-}17 \text{ F}$ and the control gate capacitance $C_2 = 3.45306\text{e-}16 \text{ F}$ .	78
4.6	Threshold voltage at gate 1 when the ratio coupling capacitance is Varied where $V_{ds} = 0.1 \text{ V}$	79
4.7	DIBL characteristic at gate 1 when drain is biased at 0.1V and 1.0 V	81
4.8	Subthreshold slope at gate 1 when gate 2 is biased at range 0 .0 V-0.6 V and $V_{ds}= 0.1 \text{ V}$	82
4.9	Two-input gate MIFG MOSFET and its capacitive structure	83
4.10	Output Characteristic for (a) Bulk MIFG MOSFET (b) Side SOI Tri-gate MIFG MOSFET (c) Top SOI Tri-gate MIFG MOSFET when bias at the gates are 0.5 V, 0.7 V, 0.9 V, 1.1 V, 1.3 V and 1.5 V and $V_{ds}=0.0 5 \text{ V}$ .	87
4.11	Output Characteristic of Top SOI Tri-gate MIFG MOSFET, Side SOI Tri-gate MIFG MOSFET and bulk MIFG MOSFET at $V_{gate1} = V_{gate2} = 0.5 \text{ V}$ and $V_{ds}$ from 0.0 V to 2.0 V	89
4.12	Transfer characteristic variation for (a) Bulk MIFG MOSFET (b) Side SOI Tri-gate MIFG MOSFET (c) Top SOI Tri-gate MIFG MOSFET when gate 1 is applied to a bias of 0.0 V-1.0 V in steps of 0.02 V. The drain is applied with bias of 0.05 V and gate 2 is applied	92

with a bias at 0 V, 0.2 V, 0.4 V, 0.6 V, 0.8 V and 1.0 V.

4.13	Extraction of varied threshold voltage value at gate 1 when gate 2 is biased from 0.0 V-0.7 V for $\Delta$ Bulk MIFG MOSFET, Side SOI Tri-gate MIFG MOSFET and Top SOI Tri-gate MIFG MOSFET	94
4.14	Threshold voltage for (a) Bulk MIFG MOSFET (b) Top SOI Tri-gate MIFG MOSFET (c) Side SOI Tri-gate MIFG MOSFET at gate 1 when the ratio coupling capacitance is varied	95
4.15	Subthreshold slope when $V_{gate2} = 0.0-0.5$ V, $V_{ds} = 0.05$ V and $V_{gate1}$ ramped up to 1.0 V for (a) $C_2/C_1 = 0.5$ (b) $C_2/C_1 = 1.0$	97
4.16	DIBL effect when $V_{gate2} = 0.0-0.5$ V, $V_{gate1}$ ramped up to 1.0 V for at $V_{ds} = 0.6$ V and $V_{ds} = 1.0$ V for (a) $C_2/C_1 = 0.5$ and (b) $C_2/C_1 = 1.0$	99
4.17	Electrostatic potential distribution for Bulk MIFG MOSFET at $V_{ds} = 0.05$ , $V_{gate1} = 0.0$ V, $V_{gate2} = 0.0$ V and $V_{gate1}$ ramped from 0.0V to 1.0V	101
4.18	Electrostatic Potential distribution for Top SOI Tri-gate MIFG MOSFET at $V_{ds} = 0.05$ , $V_{gate1} = 0.0$ V , $V_{gate2} = 0.0$ V and $V_{gate1}$ ramped from 0.0 V to 1.0 V	102
4.19	Electrostatic potential distribution for Side SOI Tri-gate MIFG MOSFET at $V_{ds} = 0.05$ V, $V_{gate1} = 0.0$ V, $V_{gate2} = 0.0$ V and $V_{gate1}$ ramped from 0.0 V to 1.0 V	102
4.20	Subthreshold slope when $V_{gate2} = 0.0-0.5$ V, $V_{ds} = 0.05$ V and $V_{gate1}$ ramped up to 1.0 V for (a) $C_2/C_1 = 2.0$ (b) $C_2/C_1 = 3.0$	106
4.21	DIBL effect when $V_{gate2} = 0.0-0.5$ V, $V_{gate1}$ ramped up to 1.0 V for at $V_{ds} = 0.6$ V and $V_{ds} = 1.0$ V for (a) $C_2/C_1 = 2.0$ and (b) $C_2/C_1 = 3.0$	106

## LIST OF ABBREVIATIONS

MOSFET	Metal Oxide Semiconductor Field Effect Transistor
$\nu$ MOS	Neuron Metal Oxide Semiconductor
3-D	Three Dimensional
MIFG	Multiple Input Floating Gate
VLSI	Very Large Scale Integration
CMOS	Complementary Metal Oxide Semiconductor
DIBL	Drain Induce Barrier Lowering
ITRS	International Technology Roadmap For Semiconductors
SOI	Silicon On Insulator
AMD	Advances Micro Devices
IBM	International Business Machines
IC	Integrated Circuit
EPROM	Erasable and Programmable read-only memories
EEPROM	Electrically Erasable and Programmable read-only memories
ETANN	Electrically Analog Trained Neural Network
FGMOS	Floating Gate Metal Oxide Semiconductor
D/A	Digital/Analog
A/D	Analog/Digital
DNA	Deoxyribonucleic acid
CDMA	Compact code division multiple access
$C\nu$ MOS	Chemoreceptive neuron Metal Oxide Semiconductor
SCR	Silicon Controlled Rectifier
DELTA	Fully depleted lean channel transistor



BOX

Buried Oxide

# CHAPTER 1


## INTRODUCTION

### 1.1 Evolution of MOSFET

The modern metal-oxide-semiconductor-field-effect-transistor (MOSFET) was first demonstrated in 1960 at Solid State Device Research Conference [1]. This technology came into industry in 1960 with the development of a workable silicon dioxide growth on silicon. This finding to produce the insulating layer in situ on the substrate opened up the earlier works, making the concept of the MOSFET device a practical reality [1].

The MOSFET technology consistently improves over these years and continuously expands with intense research progress. In 1992, Shibata, T. and Ohmi, T. [2] introduced a unique MOSFET which they called Neuron MOS ( $\nu$ MOS) transistor due to its functional similarity to a simple neuron model. Now,  $\nu$ MOS transistor is also widely known as Multiple-Input Floating Gate MOSFET (MIFG MOSFET) [3]. MIFG MOSFET structure can be visually described as a conventional MOSFET with several input gates attached to the floating gate of the MOSFET. The electrode is known as a floating gate because no connection is in contact with it as illustrated in Figure 1.1 where two-input gates are separated by the floating gate through an oxide layer.





**Figure 1.1: Two-input MIFG MOSFET (a) Device Structure (b) Circuit Symbol**

## 1.2 MIFG MOSFET Contributions in VLSI Technology

MIFG MOSFET has proven to be very successful reducing the VLSI burden in carrying out intelligent circuit designs. Many researches [4, 5, and 6] have been done to expand this transistor concept technology for circuit application. Shouli, Y and Edgar S.S [7] reported that MIFG MOSFET offers an alternative solution for circuit designers to produce efficient low voltage circuits with also reduced power supply restriction via adjusting the transistor threshold voltage.

The threshold voltage seen from the input gates can be changed by varying the amount of static charge on the floating gate through ultra violet shining, hot-electron injection and Fowler-Nordheim process [7]. Other than this, the threshold voltage could also be varied by applying an external bias voltage at the input gates of the transistor. The applied voltage creates an electric potential that influences the charge to invert the silicon surface channel which then turns on the transistor. The advantage of this



technique is that it can be done after fabrication of the transistor to compensate for both manufacturing problems as well as a given operating environment. Through these programming techniques, it gives the ability for MIFG MOSFET to operate in compatible low voltage supply by lowering the threshold voltage at a desired value.

Several circuits implementing floating gates in its design have been reported to have improved area consumption while having better circuit performance when compared to the conventional MOSFET. The active resistor introduced by Popa, C [4] is described to have reduced area consumption, improved linearity and frequency response by replacing the conventional MOSFETs with MIFG MOSFETs. Ochiai, T and Hatano, H [5] had successfully designed a multiplier circuit using MIFG MOSFETs. The circuit was claimed to have layout area 60% of the conventional CMOS multiplier and with improved 15% speed performance than that for the CMOS multiplier with the same design rule. With the shrinking of VLSI circuits and denser integrated circuits, these findings are welcoming for the future technology in decreasing the minimum feature size and realizing Gordon Moore's law (that states the number of components per chip double every three years) [8].

Another interesting fact on the MIFG MOSFET is that the multiple gates available by its natural structure enable it to be used in multiple valued logic technology. Multiple Valued Logic is an interesting developing technology that has a potential advantage over binary logic which means that it can provide an increasing data processing capability per unit area with a reduced number of interconnections. The Multi-Valued Flip-Flop circuit