



**UNIVERSITI PUTRA MALAYSIA**

***ENHANCED CONTROL ALGORITHMS FOR MULTILEVEL  
INVERTER-BASED SHUNT ACTIVE POWER FILTER***

**HOON YAP**

**FK 2017 80**



**ENHANCED CONTROL ALGORITHMS FOR MULTILEVEL  
INVERTER-BASED SHUNT ACTIVE POWER FILTER**

**By**

**HOON YAP**

**Thesis Submitted to the School of Graduates Studies, Universiti Putra Malaysia,  
in Fullfilment of the Requirement for the Degree of Doctor of Philosophy**

**June 2017**

All material contained within the thesis, including without limitation text, logos, icons, photographs and all other artwork, is copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from the copyright holder. Commercial use of material may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright © Universiti Putra Malaysia



© COPYRIGHT UPM

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfilment  
of the requirement for the degree of Doctor of Philosophy

**ENHANCED CONTROL ALGORITHMS FOR MULTILEVEL  
INVERTER-BASED SHUNT ACTIVE POWER FILTER**

By

**HOON YAP**

**June 2017**

**Chair : Mohd Amran Mohd Radzi, PhD**  
**Faculty : Engineering**

Nowadays, harmonics mitigations and reactive power compensations are compulsory in power distribution systems due primarily to significant increment of current harmonics and reactive power burden resulted from widespread applications of power electronic devices. Among the existing mitigation solutions, multilevel inverter-based shunt active power filter (SAPF) is potentially to be effective against current harmonics and power factor (PF) degradation, and its mitigation performance is strictly dependent on the quality of its control algorithms.

In this work, three main problems were identified for further investigation. First, dependency on current control algorithm alone is insufficient to solve the severe inherent voltage imbalance problems of multilevel inverters. Second, overall DC-link voltage of SAPF is still regulated using inaccurate yet slow response control algorithms. Third, the existing harmonics extraction algorithms are still exhibiting significant time delay and possessing redundant features.

Therefore, the main aim of this work is to develop new control algorithms which are capable of improving mitigation and dynamic performances of three-level neutral-point diode clamped (NPC) inverter-based SAPF. Specifically, this work focuses on three main control algorithms. Firstly, a simple fuzzy-based dwell time allocation (FDTA) control technique is formulated to enhance the performance of space vector pulse-width modulation (SVPWM) current control algorithm in minimizing inherent voltage imbalance problems of three-level NPC inverter, by suitably adjusting the dwell time of each designated switching state in response to voltage imbalance of DC-link capacitors. Next, a unique inverted error deviation (IED) control technique is incorporated into the main DC-link capacitor voltage regulation algorithm. By utilizing indirect voltage error manipulation approach with reduced computational efforts, the overall DC-link voltage of SAPF is efficiently controlled. Lastly, a new current harmonics extraction algorithm known as simplified synchronous reference

frame (SSRF) algorithm is developed, and with its simplified features, it is able to respond quickly to various system conditions while maintaining high accuracy.

SAPF with all the proposed control algorithms is developed and evaluated in MATLAB-Simulink involving various highly nonlinear rectifier loads. In addition, it is thoroughly evaluated under both steady-state and dynamic-state conditions. Moreover, a laboratory prototype is developed with all the proposed control algorithms downloaded in TMS320F28335 digital signal processor (DSP) board for validation purposes.

From the findings, by incorporating advantages of the proposed FDTA technique, voltages across all the DC-link capacitors are found to be equal, thereby achieving voltage balancing. Without FDTA technique, SVPWM current control algorithm fails to maintain voltage balance of all the DC-link capacitors. Meanwhile, the proposed DC-link capacitor voltage regulation algorithm with IED control technique performs with high accuracy, which is in the range of 99.96 % to 100 %, and fast response time, which is within 0.20 s. Next, by utilizing the proposed SSRF algorithm, SAPF is observed to perform outstandingly with low THD values, which is in the range of 0.96 % to 3.28 % and fast response time, which is within 0.025 s. Finally, mitigation performance of the three-level NPC inverter-based SAPF while using all the proposed control algorithms simultaneously (Set 3) is observed to be the best.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Doktor Falsafah

**ALGORITMA KAWALAN TERTINGKAT UNTUK PENAPIS AKTIF  
KUASA PIRAU BERASASKAN PENYONGSANG BERBILANG ARAS**

Oleh

**HOON YAP**

**Jun 2017**

**Pengerusi : Mohd Amran Mohd Radzi, PhD**  
**Fakulti : Kejuruteraan**

Pada masa kini, mitigasi harmonik dan pampasan kuasa reaktif adalah wajib dalam sistem pengagihan kuasa disebabkan terutamanya oleh peningkatan harmonik arus yang ketara dan beban kuasa reaktif yang terhasil daripada penggunaan peranti elektronik kuasa secara meluas. Antara teknik mitigasi yang sedia ada, penapis aktif kuasa pirau (SAPF) berasaskan penyongsang berbilang aras berpotensi untuk berkesan terhadap harmonik arus dan penurunan faktor kuasa (PF), dan prestasi mitigasinya adalah bergantung kuat kepada kualiti algoritma kawalannya.

Dalam kerja ini, tiga masalah utama telah dikenal pasti untuk siasatan lanjut. Pertama, pergantungan kepada algoritma kawalan arus sahaja tidak berupaya untuk menyelesaikan masalah ketidakseimbangan voltan penyongsang berbilang aras yang ketara. Kedua, voltan sambungan DC keseluruhan SAPF masih dikawal menggunakan algoritma kawalan yang tidak tepat lagi perlahan tindak balas. Ketiga, algoritma pengekstrakan harmonik yang sedia ada masih mempamerkan lengah masa yang ketara dan memiliki ciri berlebihan.

Oleh itu, matlamat utama kerja ini adalah untuk membangunkan bagi SAPF berasaskan penyongsang diod terkapit titik neutral (NPC) tiga aras, algoritma kawalan baru yang mampu meningkatkan prestasi mitigasi dan dinamik SAPF. Secara khusus, kerja ini memberi tumpuan kepada tiga algoritma kawalan utama. Pertama, teknik kawalan peruntukan masa inap kabur (FDTA) yang mudah telah dirumus untuk meningkatkan prestasi algoritma kawalan arus pemodulatan lebar denyut ruang vektor (SVPWM) dalam mengurangkan masalah ketidakseimbangan voltan terwujud penyongsang NPC tiga aras, dengan melaraskan masa inap di setiap keadaan pensuisan sebagai tindak balas kepada ketidakseimbangan voltan pemuat sambungan DC. Seterusnya, teknik kawalan sisihan ralat tersongsang (IED) yang unik telah digabungkan dengan algoritma pengaturan voltan pemuat sambungan DC. Dengan menggunakan pendekatan manipulasi ralat voltan tidak langsung dengan pengurangan usaha pengiraan, voltan sambungan DC keseluruhan SAPF dapat

dikawal dengan cekap. Akhir sekali, algoritma pengekstrakan harmonik arus baru yang dikenali sebagai kerangka rujukan segerak dipermudah (SSRF) telah dibina, dan dengan ciri-ciri yang mudah, ia mampu bertindak balas dengan cepat kepada pelbagai keadaan sistem di samping mengekalkan ketepatan yang tinggi.

SAPF dengan semua algoritma kawalan yang dicadangkan telah dibangunkan dan dinilai dalam MATLAB-Simulink yang melibatkan pelbagai beban penerus tak lurus. Tambahan pula, ia telah dinilai dengan teliti dalam kedua-dua keadaan statik dan dinamik. Selain itu, prototaip makmal juga telah dibina, dengan semua algoritma kawalan yang dicadangkan dimuat turun dalam papan pemproses isyarat digital (DSP) TMS320F28335 untuk pengesahan selanjutnya.

Dari hasil kajian, dengan menggabungkan kelebihan teknik FDTA yang dicadangkan, voltan di semua pemuat sambungan DC didapati sama, sekali gus mencapai keseimbangan voltan. Tanpa teknik FDTA, algoritma kawalan arus SVPWM gagal mengekalkan keseimbangan voltan di semua pemuat sambungan DC. Sementara itu, algoritma pengaturan voltan pemuat sambungan DC dengan teknik kawalan IED yang dicadangkan telah mempamerkan ketepatan yang tinggi, iaitu dalam lingkungan 99.96 % hingga 100 % dan masa tindak balas yang cepat, iaitu dalam lingkungan 0.20 s. Seterusnya, dengan menggunakan algoritma SSRF yang dicadangkan, SAPF didapati beroperasi dengan nilai THD yang rendah, iaitu dalam lingkungan 0.96 % hingga 3.28 % dan masa tindak balas yang cepat, iaitu dalam lingkungan 0.025 s. Akhir sekali, dengan menggunakan semua algoritma kawalan yang dicadangkan secara serentak (Set 3), prestasi mitigasi SAPF berasaskan penyongsang diod terkapit titik neutral (NPC) tiga aras didapati adalah yang terbaik.

## ACKNOWLEDGEMENTS

First and foremost, I would like to express my sincere gratitude to God for lighting my way and directing me towards each and every success I have had or may have reached. Thank you for all your blessings throughout the completion of this research study.

I would like to take this opportunity to thank and express my full appreciation to my main supervisor, Assoc. Prof. Dr. Mohd Amran Mohd Radzi, and committee members, Assoc. Prof. Ir. Dr. Mohd Khair Hassan, and Dr. Nashiren Farzilah Mailah for their continuous encouragement, support and patience during my research work. It has been my honour and privilege to work under their supervision. Their enthusiasm, guidance and insight throughout the duration of this study were invaluable to me. Also, I would like to thank all the staffs and my colleagues at the Department of Electrical and Electronic Engineering, and Centre for Advanced Power and Energy Research (CAPER) who have supported and helped me during my work.

I would like to express my sincere gratitude, thanks and love to my family, especially to my mother Ng Kooi Eng, my father Hoon Tong Niew and my siblings for their continuous encouragement, support, care and love. A special thanks to Tiong Li Li for her understanding, patience, support, care and love.

Last but not least, I would like to thank all my friends for their continuous motivation and moral support throughout the completion of my research work and studies.



I certify that a Thesis Examination Committee has met on 20 June 2017 to conduct the final examination of Hoon Yap on his thesis entitled "Enhanced Control Algorithms for Multilevel Inverter-Based Shunt Active Power Filter" in accordance with the Universities and University Colleges Act 1971 and the Constitution of the Universiti Putra Malaysia [P.U.(A) 106] 15 March 1998. The Committee recommends that the student be awarded the Doctor of Philosophy.

Members of the Thesis Examination Committee were as follows:

**Samsul Bahari bin Mohd Noor, PhD**

Associate Professor  
Faculty of Engineering  
Universiti Putra Malaysia  
(Chairman)

**Gorakanage Arosha Chandima Gomes, PhD**


Professor  
Faculty of Engineering  
Universiti Putra Malaysia  
(Internal Examiner)

**Wan Fatinhamamah binti Wan Ahmad, PhD**

Senior Lecturer  
Faculty of Engineering  
Universiti Putra Malaysia  
(Internal Examiner)

**Udaya Kumara Madawala, PhD**

Professor  
University of Auckland  
New Zealand  
(External Examiner)



---

**NORAINI AB. SHUKOR, PhD**  
Professor and Deputy Dean  
School of Graduate Studies  
Universiti Putra Malaysia

Date: 4 September 2017

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfillment of the requirement for the degree of Doctor of Philosophy. The members of the Supervisory Committee were as follows:

**Mohd Amran bin Mohd Radzi, PhD**

Associate Professor  
Faculty of Engineering  
Universiti Putra Malaysia  
(Chairman)

**Mohd Khair bin Hassan, PhD**

Associate Professor, Ir  
Faculty of Engineering  
Universiti Putra Malaysia  
(Member)

**Nashiren Farzilah binti Mailah, PhD**

Senior Lecturer  
Faculty of Engineering  
Universiti Putra Malaysia  
(Member)

---

**ROBIAH BINTI YUNUS, PhD**

Professor and Dean  
School of Graduate Studies  
Universiti Putra Malaysia

Date:

## Declaration by graduate student

I hereby confirm that:

- this thesis is my original work;
- quotations, illustrations and citations have been duly referenced;
- this thesis has not been submitted previously or concurrently for any other degree at any other institutions;
- intellectual property from the thesis and copyright of thesis are fully-owned by Universiti Putra Malaysia, as according to the Universiti Putra Malaysia (Research) Rules 2012;
- written permission must be obtained from supervisor and the office of Deputy Vice Chancellor (Research and Innovation) before thesis is published (in the form of written, printed or in electronic form) including books, journals, modules, proceedings, popular writings, seminar papers, manuscripts, posters, reports, lecture notes, learning modules or any other materials as stated in the Universiti Putra Malaysia (Research) Rules 2012;
- there is no plagiarism or data falsification/fabrication in the thesis, and scholarly integrity is upheld as according to the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) and the Universiti Putra Malaysia (Research) Rules 2012. The thesis has undergone plagiarism detection software.

Signature: \_\_\_\_\_ Date: \_\_\_\_\_

Name and Matric No.: Hoon Yap, GS37714

## Declaration by Members of Supervisory Committee

This is to confirm that:

- the research conducted and the writing of this thesis was under our supervision;
- supervision responsibilities as stated in the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) are adhered to.

Signature: \_\_\_\_\_  
Name of Chairman of  
Supervisory  
Committee: Mohd Amran bin Mohd Radzi

Signature: \_\_\_\_\_  
Name of Member of  
Supervisory  
Committee: Mohd Khair bin Hassan

Signature: \_\_\_\_\_  
Name of Member of  
Supervisory  
Committee: Nashiren Farzilah binti Mailah

## TABLE OF CONTENTS

		<b>Page</b>
	<b>ABSTRACT</b>	i
	<b>ABSTRAK</b>	iii
	<b>ACKNOWLEDGEMENTS</b>	v
	<b>APPROVAL</b>	vi
	<b>DECLARATION</b>	viii
	<b>LIST OF TABLES</b>	xii
	<b>LIST OF FIGURES</b>	xiv
	<b>LIST OF SYMBOLS</b>	xx
	<b>LIST OF ABBREVIATIONS</b>	xxii
	<b>CHAPTER</b>	
<b>1</b>	<b>INTRODUCTION</b>	1
	1.1 Research Background	1
	1.2 Problem Statement	5
	1.3 Aim and Objectives	6
	1.4 Scope and Limitations of Work	7
	1.5 Thesis Layout	8
<b>2</b>	<b>LITERATURE REVIEW</b>	10
	2.1 Introduction	10
	2.2 Power Quality	10
	2.3 Harmonics	11
	2.4 Harmonic Standards	17
	2.5 Harmonic Mitigation Techniques	19
	2.6 Multilevel Inverter-based Shunt Active Power Filter (SAPF)	24
	2.6.1 Comparative Study of Multilevel Inverters	26
	2.6.2 Configuration and Working Principle of Multilevel Inverter-based SAPF	29
	2.6.3 Control System of Multilevel Inverter-based SAPF	32
	2.6.4 Current Control Algorithm	33
	2.6.5 DC-link Capacitor Voltage Regulation Algorithm	40
	2.6.6 Harmonics Extraction Algorithm	44
	2.7 Summary	49
<b>3</b>	<b>METHODOLOGY</b>	50
	3.1 Introduction	50
	3.2 Design Assumptions and Limitations	50
	3.3 Configuration of Three-phase Three-level NPC Inverter-based SAPF	54
	3.4 Current Control Algorithm with Fuzzy-based Dwell Time Allocation Control Technique	55

3.5	Inverted Error Deviation Control Technique	66
3.6	Simplified Synchronous Reference Frame Algorithm	70
3.7	Synchronizer Algorithm	73
3.8	Simulation Work	74
3.9	Experimental Work	76
3.10	Summary	81
<b>4</b>	<b>RESULTS AND DISCUSSION</b>	<b>82</b>
4.1	Introduction	82
4.2	Simulation Results	82
4.2.1	SVPWM Current Control Algorithm with FDTA Neutral-point Voltage Deviation Control Technique	83
4.2.2	DC-link Capacitor Voltage Regulation Algorithm with IED Technique	89
4.2.3	SSRF Current Harmonics Extraction Algorithm	106
4.2.4	Performance Evaluation of SAPF Using Simultaneous Implementation of All Proposed Algorithms	116
4.3	Experimental Results	121
4.3.1	Experimental Verification of SVPWM Current Control Algorithm with FDTA Technique	122
4.3.2	Experimental Verification DC-link Capacitor Voltage Regulation Algorithm with IED Technique	129
4.3.3	Experimental Verification of SSRF Current Harmonics Extraction Algorithm	137
4.3.4	Experimental Performance Validation of SAPF Using Simultaneous Implementation of All Proposed Algorithms	143
4.4	Summary	149
<b>5</b>	<b>CONCLUSION AND RECOMMENDATIONS FOR FUTURE WORK</b>	<b>150</b>
5.1	Overall Conclusion	150
5.2	Contributions of Work	151
5.3	Recommendations for Future Work	152
	<b>REFERENCES</b>	<b>154</b>
	<b>APPENDICES</b>	<b>168</b>
	<b>BIODATA OF STUDENT</b>	<b>183</b>
	<b>LIST OF PUBLICATIONS</b>	<b>184</b>

## LIST OF TABLES

Table		Page
2.1	Descriptions of four primary standards in IEC 61000 which govern harmonic limits	18
2.2	Comparison of multilevel inverter characteristics in three-phase operation	28
2.3	Functions of all components in the control system of a three-level NPC inverter-based SAPF	32
2.4	Switching states representation for a three-level NPC inverter	37
2.5	Symmetrical eight-segment switching sequence in Sector I-3	38
2.6	Fuzzy rule base for existing algorithm with FLC technique	43
3.1	Definition of sector	58
3.2	Definition of region	59
3.3	Mathematical expressions of dwell time calculation applied in Sector I	61
3.4	Fuzzy rule base for the proposed FDTA control technique	64
3.5	Firing time setting of each space vector modulating signal for upper arm switches derived from switching sequences in Sector I	66
3.6	Fuzzy rule base for the proposed DC-link capacitor voltage regulation algorithm with IED control technique	69
3.7	Parameter specifications for simulation applied in this work	76
4.1	THD values of source current $i_s(t)$ in all phases obtained by SAPF with and without the proposed FDTA technique (simulation results)	87
4.2	Overall performance of SAPF with and without the proposed FDTA technique (simulation results)	88
4.3	Parameter specifications for each DC-link capacitor voltage regulation algorithm	91
4.4	THD values of source current $i_s(t)$ in all phases obtained by SAPF using each DC-link capacitor voltage regulation algorithm (simulation results)	93
4.5	Voltage regulation performance of each DC-link capacitor voltage regulation algorithm under steady-state conditions (simulation results)	94
4.6	Voltage regulation performance of each DC-link capacitor voltage regulation algorithm under dynamic-state conditions (simulation results)	99
4.7	THD values of source current $i_s(t)$ in all phases obtained from SAPF utilizing each harmonics extraction algorithm (simulation results)	110
4.8	Three distinct sets of control algorithms for evaluating overall performances of SAPF	117
4.9	Voltage regulation performance of SAPF using different sets of control algorithms under dynamic-state conditions (simulation results)	118

4.10	THD values of source current $i_S(t)$ in all phases obtained by SAPF using different sets of control algorithms (simulation results)	119
4.11	Dynamic performance of SAPF in harmonics mitigation using different sets of control algorithms	119
4.12	THD values of source current $i_S(t)$ in all phases obtained from SAPF with all the proposed algorithms (FDTA, IED and SSRF) for different capacitive nonlinear loads	120
4.13	THD values of source current $i_S(t)$ in all phases obtained from SAPF with all the proposed algorithms (FDTA, IED and SSRF) for different inductive nonlinear loads	121
4.14	THD values of source current $i_S(t)$ in all phases obtained from SAPF with all the proposed algorithms (FDTA, IED and SSRF) for different resistive nonlinear loads	121
4.15	THD values of source current $i_S(t)$ in all phases obtained by SAPF with and without the proposed FDTA technique (experimental results)	123
4.16	Overall performance of SAPF with and without the proposed FDTA technique (experimental results)	126
4.17	THD values of source current $i_S(t)$ in all phases obtained by SAPF using each DC-link capacitor voltage regulation algorithm (experimental results)	130
4.18	Voltage regulation performance of each DC-link capacitor voltage regulation algorithm under steady-state conditions (experimental results)	131
4.19	Voltage regulation performance of each DC-link capacitor voltage regulation algorithm under dynamic-state conditions (experimental results)	131
4.20	THD values of source current $i_S(t)$ in all phases obtained from SAPF utilizing each harmonics extraction algorithm (experimental results)	138
4.21	Voltage regulation performance of SAPF using different sets of control algorithms under dynamic-state conditions (experimental results)	143
4.22	THD values of source current $i_S(t)$ in all phases obtained from SAPF utilizing different sets of control algorithms (experimental results)	145



## LIST OF FIGURES

Figure		Page
2.1	Synthesis of distorted waveform; (a) individual waveforms consisting of fundamental and harmonic components, and (b) distorted waveform resulting from summation of all individual waveforms	12
2.2	Simple circuit diagram of power system with AC source and nonlinear load	13
2.3	Harmonic spectrum of a harmonic-distorted waveform with fundamental frequency of 50 Hz	16
2.4	Passive filter configurations; (a) high pass (b) single tuned and (c) double tuned	19
2.5	Typical circuit configuration of SAPF	21
2.6	Circuit topologies for SAPF; (a) three-leg voltage source inverter (b) three-leg current source inverter and (c) switched capacitor	21
2.7	Typical circuit configuration of series APF	22
2.8	Typical circuit configuration of unified power quality conditioner (UPQC)	23
2.9	Circuit configurations of hybrid active power filter; (a) combination of series APF and shunt passive filter, and (b) series connection of APF with shunt passive filter	23
2.10	Simplified circuits representation and resulted output voltage waveforms of (a) two-level (b) three-level and (c) $n$ -level inverters	25
2.11	Circuit topologies of three-phase three-level inverter; (a) CHB (b) NPC and (c) FC	27
2.12	Circuit configuration of three-phase three-level NPC inverter-based SAPF with control system	30
2.13	Conceptual model of direct current control (DCC) algorithm	34
2.14	Conceptual model of indirect current control (ICC) algorithm	34
2.15	Space vector diagram for three-level NPC inverter; (a) division of sectors and regions, and (b) division of six regions in Sector I for minimizing voltage deviation at neutral-point Z	38
2.16	Existing DC-link capacitor voltage regulation algorithm with (a) PI and (b) FLC techniques	41
2.17	Fuzzy membership functions for input and output variables used in the existing FLC technique	42
2.18	Harmonics extraction based on SRF algorithm	46
3.1	Flowchart of overall proposed methodology	51
3.2	Circuit configuration of three-phase three-level NPC inverter-based SAPF with the proposed control algorithms	55
3.3	SVPWM current control algorithm with the proposed FDTA control technique; (a) control structure and (b) details of FDTA control technique	56
3.4	Overall control process flow of SVPWM current control algorithm with the proposed FDTA control technique	57

3.5	Region judgment for Sector I; (a) illustration of $m_1$ and $m_2$ parameters and (b) enlargement of $m_1$ and $m_2$	59
3.6	Graphical representation of switching sequences in Sector I-3	60
3.7	The normalized fuzzy membership functions for (a) voltage deviation $V_d(k)$ and change of voltage deviation $CV_d(k)$ , and (b) incremental time interval $\Delta T(k)$	64
3.8	Space vector modulating signal for Phase A upper arm switches derived from switching sequences in Sector I-3	65
3.9	The proposed DC-link capacitor voltage regulation algorithm with IED control technique; (a) control structure and (b) working principle	67
3.10	Fuzzy membership functions for both input and output variables applied in the proposed DC-link capacitor voltage regulation algorithm with IED control technique	69
3.11	The proposed harmonics extraction based on SSRF algorithm	71
3.12	Synchronizer algorithm	73
3.13	Simulation model of SAPF; (a) overall circuit configuration and (b) control system	75
3.14	Experimental setup of three-phase three-level NPC inverter-based SAPF	77
3.15	Overall process flow of compiling and downloading control algorithms in DSP	79
3.16	Simulation model for DSP implementation	79
3.17	Fuzzy logic controller (FLC) model for DSP implementation	80
4.1	Simulated steady-state waveforms of three-level NPC inverter which include (a) output line-to-line voltage $v_{ab}(t)$ , (b) output line voltage $v_{ao}(t)$ and inverter terminal voltage $v_{az}(t)$	83
4.2	Simulated steady-state waveforms of three-phase source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF with the proposed FDTA technique for (a) capacitive, (b) inductive and (b) resistive loads	85
4.3	Simulated steady-state waveforms of three-phase source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF without the proposed FDTA technique for (a) capacitive, (b) inductive and (b) resistive loads	86
4.4	Simulated steady-state waveforms of overall DC-link voltage $V_{DC}$ , splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ , and neutral-point voltage deviation $V_d (V_{DC1} - V_{DC2})$ , obtained by SAPF with and without the proposed FDTA technique for (a) capacitive, (b) inductive, and (c) resistive loads	90
4.5	Simulated waveforms of overall DC-link voltage $V_{DC}$ , splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ , and neutral-point voltage deviation $V_d (V_{DC1} - V_{DC2})$ , obtained by SAPF with the proposed FDTA technique for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	91
4.6	Simulated steady-state waveforms of three-phase source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF using the proposed algorithm with IED technique for (a) capacitive, (b) inductive and (b) resistive loads	95

4.7	Simulated steady-state waveforms of three-phase source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF using existing algorithm with FLC technique for (a) capacitive, (b) inductive and (b) resistive loads	96
4.8	Simulated steady-state waveforms of three-phase source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF using existing algorithm with PI technique for (a) capacitive, (b) inductive and (b) resistive loads	97
4.9	Simulated steady-state waveforms of overall DC-link voltage $V_{DC}$ (reference voltage of 880 V) obtained by SAPF using each DC-link capacitor voltage regulation algorithm for (a) capacitive, (b) inductive and (c) resistive loads	98
4.10	Simulated waveforms of overall DC-link voltage $V_{DC}$ , splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ , and neutral-point voltage deviation $V_d$ ( $V_{DC1} - V_{DC2}$ ), obtained from the proposed algorithm with IED technique for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	100
4.11	Simulated waveforms of overall DC-link voltage $V_{DC}$ , splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ , and neutral-point voltage deviation $V_d$ ( $V_{DC1} - V_{DC2}$ ), obtained from existing algorithm with FLC technique for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	101
4.12	Simulated waveforms of overall DC-link voltage $V_{DC}$ , splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ , and neutral-point voltage deviation $V_d$ ( $V_{DC1} - V_{DC2}$ ), obtained from existing algorithm with PI technique for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	102
4.13	Simulated waveforms of source voltage $v_s(t)$ (phase A), source current $i_s(t)$ (phase A) and overall DC-link voltage $V_{DC}$ for dynamic-state condition of capacitive to inductive load, obtained from (a) the proposed algorithm with IED technique, (b) existing algorithm with FLC and (c) PI techniques.	104
4.14	Simulated waveforms of source voltage $v_s(t)$ (phase A), source current $i_s(t)$ (phase A) and overall DC-link voltage $V_{DC}$ for dynamic-state condition of inductive to resistive load, obtained from (a) the proposed algorithm with IED technique, (b) existing algorithm with FLC and (c) PI techniques.	105
4.15	Simulated steady-state waveforms of three-phase source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF with the proposed SSRF algorithm for (a) capacitive, (b) inductive and (b) resistive loads	108
4.16	Simulated steady-state waveforms of three-phase source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF with existing SRF algorithm for (a) capacitive, (b) inductive and (b) resistive loads	109
4.17	Fundamental component of load current in $d$ frame $I_{Ld(DC)}(k)$ , detected by each harmonics extraction algorithm for (a) capacitive, (b) inductive and (c) resistive loads	111

4.18	Fundamental component of load current in $d$ frame $I_{Ld(DC)}(k)$ , detected by each harmonics extraction algorithm for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	113
4.19	Phase A simulated waveforms for dynamic-state condition of capacitive to inductive load which include (a) source voltage $v_s(t)$ , (b) load current $i_L(t)$ , (c) source current $i_s(t)$ resulted from the proposed SSRF algorithm, and (d) source current $i_s(t)$ resulted from the existing conventional SRF algorithm	114
4.20	Phase A simulated waveforms for dynamic-state condition of inductive to resistive load which include (a) source voltage $v_s(t)$ , (b) load current $i_L(t)$ , (c) source current $i_s(t)$ resulted from the proposed SSRF algorithm, and (d) source current $i_s(t)$ resulted from the existing SRF algorithm	115
4.21	Simulated waveforms of overall DC-link voltage $V_{DC}$ , splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ , and neutral-point voltage deviation $V_d$ ( $V_{DC1} - V_{DC2}$ ) obtained from SAPF using the proposed FDTA, IED and SSRF algorithms for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	116
4.22	Experimental steady-state waveforms (phase A) of source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF with the proposed FDTA technique for (a) capacitive, (b) inductive and (c) resistive loads	124
4.23	Experimental steady-state waveforms (phase A) of source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF without the proposed FDTA technique for (a) capacitive, (b) inductive and (c) resistive loads	125
4.24	Experimental steady-state waveforms of overall DC-link voltage $V_{DC}$ (20 V/div) and splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ (10 V/div), obtained from SAPF with and without the proposed FDTA technique for (a) capacitive (b) inductive and (c) resistive loads	127
4.25	Experimental steady-state waveforms of neutral-point voltage deviation $V_d$ ( $V_{DC1} - V_{DC2}$ ) obtained from SAPF with and without the proposed FDTA technique for (a) capacitive, (b) inductive and (c) resistive loads	128
4.26	Experimental waveforms of overall DC-link voltage $V_{DC}$ (20 V/div) and splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ (10 V/div), obtained from SAPF with FDTA technique for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	129
4.27	Experimental steady-state waveforms (phase A) of source voltage $v_s(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_s(t)$ , obtained by SAPF using the proposed algorithm with IED technique for (a) capacitive, (b) inductive and (c) resistive loads	132

4.28	Experimental steady-state waveforms (phase A) of source voltage $v_S(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_S(t)$ , obtained by SAPF using existing algorithm with FLC technique for (a) capacitive, (b) inductive and (c) resistive loads	133
4.29	Experimental steady-state waveforms (phase A) of source voltage $v_S(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_S(t)$ , obtained by SAPF using existing algorithm with PI technique for (a) capacitive, (b) inductive and (c) resistive loads	134
4.30	Performance comparison of DC-link capacitor voltage regulation algorithms with reference voltage of 220 V for steady-state conditions of (a) capacitive, (b) inductive and (c) resistive loads	135
4.31	Experimental waveforms of overall DC-link voltage $V_{DC}$ (20 V/div), and splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ (10 V/div), obtained from SAPF with different DC-link capacitor voltage regulation algorithms for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	136
4.32	Experimental steady-state waveforms (phase A) of source voltage $v_S(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_S(t)$ , obtained from SAPF with the proposed SSRF algorithm for (a) capacitive, (b) inductive and (c) resistive loads	139
4.33	Experimental steady-state waveforms (phase A) of source voltage $v_S(t)$ , load current $i_L(t)$ , injection current $i_{inj}(t)$ and source current $i_S(t)$ , obtained from SAPF with existing SRF algorithm for (a) capacitive, (b) inductive and (c) resistive loads	140
4.34	Experimental waveforms (phase A) of load current $i_L(t)$ (5 A/div) and source current $i_S(t)$ (5 A/div), obtained from SAPF using each harmonics extraction algorithm for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	141
4.35	Experimental waveforms of overall DC-link voltage $V_{DC}$ (20 V/div) and splitting DC-link capacitor voltages $V_{DC1}$ and $V_{DC2}$ (10 V/div), obtained from SAPF with the proposed SSRF algorithm for dynamic-state conditions of (a) capacitive to inductive and (b) inductive to resistive loads	142
4.36	Experimental steady-state waveforms of three-phase source voltage $v_S(t)$ (100 V/div), load current $i_L(t)$ (10 A/div), injection current $i_{inj}(t)$ (5 A/div) and source current $i_S(t)$ (10 A/div), obtained from SAPF with simultaneously implementation of all the proposed algorithms (Set 3) for capacitive load	146
4.37	Experimental steady-state waveforms of three-phase source voltage $v_S(t)$ (100 V/div), load current $i_L(t)$ (5 A/div), injection current $i_{inj}(t)$ (2 A/div) and source current $i_S(t)$ (5 A/div), obtained from SAPF with simultaneously implementation of all the proposed algorithms (Set 3) for inductive load	147

4.38	Experimental steady-state waveforms of three-phase source voltage $v_s(t)$ (100 V/div), load current $i_L(t)$ (10 A/div), injection current $i_{inj}(t)$ (5 A/div) and source current $i_s(t)$ (10 A/div), obtained from SAPF with simultaneously implementation of all the proposed algorithms (Set 3) for resistive load	148
A.1	Simulation model of nonlinear load	169
A.2	Simulation model of three-phase three-level NPC inverter (SAPF)	170
A.3	Simulation model of the proposed FDTA neutral-point voltage deviation control technique	171
A.4	Simulation model of SVPWM current control algorithm	171
A.5	Simulation model of the proposed DC-link capacitor voltage regulation algorithm with IED control technique	174
A.6	Simulation model of the proposed SSRF current harmonics extraction algorithm	174
A.7	Simulation model of synchronizer algorithm	175
B.1	Schematic diagram of voltage / current sensor	176
B.2	Schematic diagram of IGBT driver for printed circuit board implementation	177
C.1	Experimental setup of three-phase three-level NPC inverter (SAPF) and IGBT driver	178
C.2	Experimental setup of current sensors for source and load current measurement	178
C.3	Experimental setup of voltage sensors for (a) source voltage and (b) splitting DC-link capacitor voltage measurement	179
D.1	Harmonic spectrums (simulation result) of phase A source current $i_{s_a}(t)$ before and after connecting SAPF for (a) capacitive, (b) inductive and (c) resistive loads	181
D.2	Harmonic spectrums (experimental result) of phase A source current $i_{s_a}(t)$ before and after connecting SAPF for (a) capacitive, (b) inductive and (c) resistive loads	182

## LIST OF SYMBOLS

$a$	Phase A
$b$	Phase B
$c$	Phase C
$C_{DC}$	Effective DC-link Capacitor
$C_{DC1}$	Upper DC-link Capacitor
$C_{DC2}$	Lower DC-link Capacitor
$CE(k)$	Change of Voltage Error
$d$	D Frame Representation
$e_c(k)$	Current Error
$E(k)$	Voltage Error
$E_{reg}(k)$	Regulated Voltage Error
$I_{DC}$	Peak Amplitude of Instantaneous DC-link Charging Current
$i_{1L}(k)$	Digital Time-Varying Fundamental Active Current Signal
$i_{1L}(t)$	Instantaneous Fundamental Active Current
$i_{DC}(k)$	Digital Time-Varying DC-link Charging Current Signal
$i_{DC}(t)$	Instantaneous DC-link Charging Current
$i_H(k)$	Digital Time-Varying Harmonic Current Signal
$i_H(t)$	Instantaneous Harmonic Current
$i_{inj}(k)$	Digital Time-Varying Injection Current Signal
$i_{inj}(t)$	Instantaneous Injection Current
$i_{inj,ref}(k)$	Digital Reference Injection Current Signal
$i_L(k)$	Digital Time-Varying Load Current Signal
$i_L(t)$	Instantaneous Load Current
$i_S(k)$	Digital Time-Varying Source Current Signal
$i_S(t)$	Instantaneous Source Current
$i_{S,ref}(t)$	Digital Reference Source Current Signal
$IED(k)$	Digital Inverter Error Deviation Signal
$f_s$	Switching Frequency
$k$	Numbers of Sampling Data
$K_p$	Proportional Gain
$K_i$	Integral Gain
$L_f$	Filter Inductor
$L_l$	Line Inductor
$M$	Modulating Signal
$m_a$	Modulation Index
$q$	Q Frame Representation
$S$	Switching Signal
$\sin(\theta(k))$	Synchronizing Angle
$T$	Dwell Time
$V_d(k)$	Voltage Deviation
$CV_d(k)$	Change of Voltage Deviation
$V_{DC}$	Overall DC-link Voltage
$V_{DC}(k)$	Digital Overall DC-link Voltage Signal
$V_{DC}(k-1)$	Previous Digital Overall DC-link Voltage Signal
$V_{DC1}$	Upper DC-link Capacitor Voltage
$V_{DC1}(k)$	Digital Upper DC-link Capacitor Voltage Signal

$V_{DC2}$	Lower DC-link Capacitor Voltage
$V_{DC2}(k)$	Digital Lower DC-link Capacitor Voltage Signal
$V_{DC,ref}$	Reference Overall DC-link Voltage
$\vec{v}$	Voltage Vector
$\vec{V}_{ref}$	Reference Voltage Vector
$v_s(k)$	Digital Time-Varying Source Voltage Signal
$v_s(t)$	Instantaneous Source Voltage
$\theta_{ec}(k)$	Reference Angle of Current Error
$\Delta T(k)$	Incremental Time Interval
$Z$	Neutral-Point
$\alpha$	Alpha Domain Representation
$\beta$	Beta Domain Representation
$0$	Zero Domain / Frame Representation





## LIST OF ABBREVIATIONS

AC	Alternating Current
ADC	Analogue-to-Digital Converter
AI	Artificial Intelligence
ANN	Artificial Neural Network
APF	Active Power Filter
CCS	Code Composer Studio
CHB	Cascaded H-Bridge
COA	Centre of Area
CSI	Current Source Inverter
DC	Direct Current
DCC	Direct Current Control
DFT	Discrete Fourier Transform
DSP	Digital Signal Processor
DTA	Dwell Time Allocation
EMC	Electromagnetic Compatibility
FC	Flying Capacitor
FDTA	Fuzzy-based Dwell Time Allocation
FFT	Fast Fourier Transform
FLC	Fuzzy Logic Controller
GA	Genetic Algorithm
HPF	High Pass Filter
ICC	Indirect Current Control
IEC	International Electrotechnical Committee
IED	Inverted Error Deviation
IEEE	Institute of Electrical and Electronics Engineers
IGBT	Insulated-Gate Bipolar Transistor
LPF	Low Pass Filter
NB	Negative Big
NM	Negative Medium
NPC	Neutral-point Diode Clamped
NS	Negative Small
NTV	Nearest Three Vectors
PB	Positive Big
PCC	Point of Common Coupling
PF	Power Factor
PI	Proportional-Integral
PLL	Phase-Locked Loop
PM	Positive Medium
PQ	Instantaneous Power
PS	Positive Small
PWM	Pulse-Width Modulation
rms	Root Mean Square
SAPF	Shunt Active Power Filter
SRF	Synchronous Reference Frame
SSRF	Simplified Synchronous Reference Frame
SVC	Static Var Compensator
SVPWM	Space Vector Pulse-Width Modulation

TDD	Total Demand Distortion
THD	Total Harmonic Distortion
UPQC	Unified Power Quality Conditioner
UPS	Uninterruptible Power Supply
VSI	Voltage Source Inverter
ZCD	Zero-Crossing Detector
ZE	Zero



# CHAPTER 1

## INTRODUCTION

### 1.1 Research Background

The rapid advancement in power electronic fields has led to widespread usage of nonlinear loads such as power converters, adjustable speed drives, switched mode power supply, arc furnaces, welding equipment and many others, thereby causing significant power quality problems to the power distribution system. Different classification of power quality problems are identified to be frequency deviation, voltage imbalance, flicker, voltage or current waveform distortion, voltage swells and dips, transient, and harmonics [1-3]. As one of the most hazardous power quality problems, the harmonic currents injected by nonlinear loads causes malfunction of electronic devices, voltage quality degradation, and increased heating and power losses of transformers [4-7]. Moreover, additional reactive power burden caused by the nonlinear loads further degrades the overall system efficiency and worsens power factor (PF) performances. Therefore, it is crucial to minimize the harmonic contents and improve the power factor of power distribution system.

In conjunction with the mitigation efforts, significant harmonic limitation standards such as IEEE standard 519-2014 [8] and IEC 61000-3-2 [9] are established, aimed to limit the negative impacts resulted from nonlinear power system loads. Additionally, a mitigation tool known as power harmonic filter is introduced to reduce harmonic distortion and to improve PF performance. Basically, there are two main power harmonic filters namely passive filter and active power filter, proven to be effective against power quality issues [10-13].

Conventionally, passive filters are fully utilized to deal with harmonic problems. They are recognized as the simplest and most economical mitigation solution. Their configurations typically involve the combination of simple passive elements (resistors, capacitors and inductors) [10, 14]. However, they could be tuned to attenuate selected harmonics present in the line current, thereby limiting their mitigation ability. They are only capable to solve harmonics resulted from specific type of nonlinear loads and cannot work directly with dynamic load conditions which occur regularly in power system. Therefore, it is very difficult for these filters to meet the mitigation requirements for varying harmonics and reactive power.

Owing to the limitations of conventional mitigation methods, a more powerful harmonic mitigation tool known as active power filter (APF) is introduced. Basically, APF is developed based on modern power electronics technology. The modern APF possesses the ability to overcome the weaknesses of conventional passive filters. In contrast to conventional passive filters, the modern APFs are superior in terms of filtering performance, more flexible in dealing with harmonics of various levels, yet physically smaller [15]. A typical APF could eliminate the harmonics present in the

power system by injecting equal harmonics in opposite phase into the power line, thereby improving the power quality of the connected power system. APFs also can be referred as active power quality conditioners, active power line conditioners, and self-commutated static Var compensators (SVCs). In other words, their applications are not limited to harmonic filtering, but are also applicable in harmonic isolation, harmonic damping, harmonic termination, reactive power control for power factor correction and for voltage regulation, load balancing, voltage flicker reduction, and any of their combinations [15].

Various types of APFs have been reported in the literature [15-17] and they are divided into single phase (two-wire) [15] and three-phase (three-wire and four-wire) APFs [17], depending on their applications. Moreover, they are also classified into series [18, 19] and shunt [20-22], depending on their respective circuit configurations. Furthermore, a combination of series and shunt APFs known as unified power-quality conditioner (UPQC) [23-25], and hybrid APF topology [26-28] which utilizes the strength of passive and active filters, are also well investigated serving as another alternative in power quality improvement. Nonetheless, shunt APFs (SAPFs) are the most widely applied topology in current harmonics mitigation, reactive power compensation, and three-phase current balancing.

Previously, most SAPFs utilize standard two-level voltage source inverters (VSIs) in their design [29, 30]. They have been recognized as the best solution to eliminate harmonics in low and medium power systems. They provide simple circuit structure, and thus simpler control strategies are needed. However, they require large rating DC-link capacitor and power semiconductor switching devices which increase the cost and system losses. Recently, multilevel inverters have brought a new dimension to SAPF by providing significant advantages over conventional two-level inverters. They are superior in term of output voltage quality where lower harmonic distortion is achieved through the generation of output with higher voltage levels. Moreover, having multiple levels of output voltages also contribute to lower switching frequency and lower power losses. However, SAPFs based on multilevel inverter are more complicated than two-level inverter due primarily to higher amount of switching devices and DC-link capacitors. Besides, high usage of DC-link capacitors further causes voltage imbalances across the DC-link capacitors. They are recognized as the inherent problems of multilevel inverters which must be overcome to ensure proper function of SAPF. Therefore, a comprehensive control strategy is needed to control the complex switching operation of multilevel inverter, and at the same time, for maintaining the voltage balance of all DC-link capacitors.

Multilevel inverter configurations are mostly considered for high power medium voltage applications due to their unique ability in providing higher output voltage. However, in another point of view, it will be very interesting to apply them in low power and voltage side due to their unique features in reducing voltage stresses across power switching devices which will allow the usages of lower rated devices in their designated applications. In this manner, the economical features of the designed SAPF can be improved. Besides, when it comes to SAPF applications, it is more worthwhile to utilize the advantages of multilevel inverter at low voltage side where

harmonic problems are more severe. In fact, in low voltage applications, multilevel inverters have widely been reported and are proven to exhibit better performance and economical features as compared to two-level inverters [31-33].

In the context of SAPF, there are three most widely reported multilevel inverter configurations. These include neutral-point diode clamped (NPC) [21, 34], cascaded H-bridge (CHB) [20] and flying capacitor (FC) multilevel [35]. Nevertheless, NPC multilevel inverter is the most preferred for SAPF implementation as it provides the best advantages in terms of DC-link capacitor voltage balancing by requiring the least amount of capacitors as compared to the other topologies [36, 37]. Moreover, the multilevel inverters employed for SAPF applications are mostly restricted to three-level inverters due to great difficulties in controlling the higher amount of switching states and more severe voltage imbalances will happen to the capacitors as the number of level increases [20, 21, 34].

The effectiveness of SAPF in power quality mitigation is strictly dependent on how quickly and how accurately its control strategies work. Various control strategies of SAPFs have been discussed in [38-40]. Generally, the control strategies of SAPF consist of three main control algorithms namely harmonics extraction (also known as reference current generation), DC-link capacitor voltage regulation (usually applied in inverter-based SAPF) and current control (also known as switching) algorithms. However, for multilevel inverter-based SAPF, the current control algorithm must be expanded so that it is able to effectively control the higher switching states of multilevel inverter [41]. Moreover, additional control technique must be incorporated into the current control algorithm to minimize its voltage imbalance problems by controlling the charging and discharging of DC-link capacitors [42]. Basically, the techniques used to achieve voltage balancing of DC-link capacitors vary according to the current control algorithm applied. In other words, a complete understanding on the operation of multilevel inverter and SAPF must be acquired so that a good compromise between voltage balancing technique and current control algorithm can be achieved to effectively deal with the voltage imbalance problems.

For three-level NPC inverter-based SAPF, the voltage across the splitting DC-link capacitors must equally be maintained as half of the overall DC-link voltage. Among all the existing current control approaches as reported by Rodriguez, Lai and Peng [36], space vector pulse-width modulation (SVPWM) algorithm is the most attractive choice due to its high flexibility in switching states selection, forming variety of optimal switching sequences to suit different types of inverter topologies.

In the context of SVPWM, unequal operations of small and medium vectors are recognized as the prime causes of neutral-point voltage deviation which leads to imbalance of DC-link capacitor voltage. Conventionally, SVPWM relies solely on symmetrical switching sequence design with equal dwell (conduction) time allocation for N-type and P-type small vectors to achieve natural balancing of DC-link capacitor voltages [43, 44]. However, by depending on fixed dwell time allocation approach cannot completely solve the severe voltage deviation problems

of NPC inverter, especially when it operates as SAPF. Moreover, in practical situation, fixed dwell time allocation approach is incapable of dealing with time-varying systems which may further worsen the voltage deviation, as demonstrated by Bhat et al. [45].

Further improvement which involve rearrangement of switching sequence has been introduced by Abdelkrim et al. [46]. In this technique, redundant small vectors are rearranged to suit different imbalance conditions of DC-link capacitor voltage. However, rearrangement of switching sequences requires large development of complex switching sequences, thereby it is a time consuming method. A better alternative is proposed by Choi and Lee [47], where the dwell time of N-type and P-type small vectors are adjusted accordingly to deal with different voltage imbalance conditions of DC-link capacitors. The dwell time adjustment method is effective against various types of voltage imbalance conditions and does not require any complex switching sequence design. However, it is difficult to precisely determine the amount of time adjustment needed to accurately deal with voltage imbalance problems. In most solutions, the time adjustment value is predicted using complex mathematical analysis, and thus complicates hardware development [42, 47].

Next, in the context of inverter-based SAPF, the overall DC-link voltage must constantly be maintained at a level which is high enough to precisely inject the desired injection current back to the polluted power system. Conventionally, overall DC-link voltage is regulated via direct voltage error manipulation approach where the difference (voltage error) between actual overall DC-link voltage and its desired reference voltage is directly utilized by either proportional-integral (PI) controller [48-50] or fuzzy logic controller (FLC) [51-53], to produce an estimated output which is assumed to be the main control signal for regulating DC-link voltage.

PI technique is more widely used due to its simple implementation features. The overall DC-link voltage can be regulated just by applying a fixed value of proportional gain  $K_p$  and integral gain  $K_i$ . However, due to the use of fixed gain values, PI technique is unable to work satisfactory under dynamic-state conditions. This greatly affects performance of SAPF in regulating DC-link voltage and mitigating harmonic currents. Moreover, the tuning procedure for the determination of optimal gain values is very time consuming, as reported by Suetake, Silva and Goedel [54]. Hence, it is not worthwhile to allocate such a long time just to obtain a fixed value of gain.

On the other hand, FLC technique is currently the best method in regulating the overall DC-link voltage. Its control ability far surpasses performance of the PI technique [48, 50, 55]. It is an adaptive mechanism which is able to perform effectively with imprecise inputs, handle nonlinear or time-varying system, and is possible to be designed without knowing the exact mathematical model of the system [52, 56]. However, in the context of overall DC-link voltage regulation, the FLC techniques employed are mostly implemented with high number of fuzzy membership functions and rules, thereby imposing great computational burden to the controller [49, 51, 57].

Furthermore, synchronous reference frame (SRF) algorithm has served the major role in current harmonics extraction and reference current generation due to its superior advantages over the other available algorithms such as simple design and fast computational speed. However, the latest trend in SRF algorithm is still relying on numerical filters especially low pass filter (LPF) to detect the desired fundamental component for reference current generation [58-60]. The dependency on sluggish numerical LPF which suffers from serious time delay has significantly limited the detection performance. For instance, Wang et al. [59] have demonstrated that the existing SRF performs within 0.05 s (2.5 cycles of 50 Hz signal). Moreover, tuning procedure for the determination of cutting frequency value is very time consuming as it is normally realized through tedious heuristic approach. Furthermore, a good compromise between cutting frequency and the order of filter is difficult to be attained but it is required to ensure optimum performance.

Another weakness of existing SRF algorithm is related to the characteristic of its generated reference current. To date, the existing SRF algorithm is still producing a non-sinusoidal reference current through derivation of the extracted harmonic current [58, 61, 62]. As a result, it forces the switching signals meant for controlling the switching activities of SAPF to be generated based on direct current control (DCC) scheme [63-65].

As reported in [17, 65, 66], the switching operation of SAPF produces switching ripples in the source current, which undoubtedly degrades the THD performance of the mitigated source current. However, DCC scheme which operates based on comparison of measured injection current with its non-sinusoidal reference current counterpart does not possess accurate information on the shape of the actual source current. Therefore, even if the source current is polluted by switching ripples, the DCC scheme will not be able to mitigate the ripples due to lack of exact information. Although indirect current control (ICC) scheme which operates based on comparison of actual source current with its sinusoidal reference current counterpart [63-66] has been revealed to overcome the weakness of DCC scheme, there is still no relevant work on SRF algorithm which has been conducted together with ICC scheme. In fact, working principle of the existing SRF algorithm itself limits its application solely to DCC scheme.

## 1.2 Problem Statement

This work focuses on implementation of current control algorithm with neutral-point voltage deviation control technique (voltage balancing technique), DC-link capacitor voltage regulation and harmonics extraction algorithms, for improving performance of a three-level NPC inverter-based SAPF in maintaining the voltage balance of splitting DC-link capacitors, regulating overall DC-link voltage, generating reference currents and mitigating harmonic currents.

For multilevel inverter applications, it is very crucial to first deal with their inherent voltage imbalance problems. In three-level NPC inverter-based SAPF, voltage

imbalance across its splitting DC-link capacitors is particularly due to unequal operation of its control system, and could be further worsen by fabrication tolerances dissimilar characteristic of its switching devices. Although the existing methods have performed well in minimizing the voltage imbalance issues, they mostly depend on complex mathematical analysis to operate, thereby complicating the control structure.

Besides that, dynamic-state conditions are unavoidable in SAPF operation especially for its DC-link capacitor voltages. The DC-link capacitors may blow if they experience a sudden increase of voltage, and also SAPF may not work properly if its DC-link capacitors experience a sudden drop of voltage. Since the PI and FLC techniques applied in existing DC-link capacitor voltage regulation algorithms are still operated based on direct voltage error manipulation approach where the entire voltage error signal is processed without giving enough attention to voltage deviations (overshoot and undershoot) that occur to the overall DC-link voltage throughout the operation of SAPF, hence they cannot completely eliminate the severe DC-link voltage deviation that occurs during dynamic-state conditions. This leads to high overshoot, undershoot and slow response time during dynamic operation of SAPF.

Furthermore, the existing SRF algorithm which has performed effectively in current harmonics extraction still considered to possess unnecessary features which do not represent the basic requirements of current harmonics extraction. These include the existing of cosine and zero-sequence components which potentially increases computation burden of the algorithm. Moreover, its main weaknesses which include dependency on numerical LPF and ability to generate non-sinusoidal reference current must be improved to further enhance mitigation performance of SAPF.

Apart from the aforementioned problems, to date, research works on multilevel inverter-based SAPF are actually still very limited, and would require further comprehensive evaluation and analysis to verify their effectiveness and feasibility.

### **1.3 Aim and Objectives**

The main aim of this work is to enhance performance of three-phase three-wire three-leg three-level neutral-point diode clamped (NPC) inverter-based shunt active power filter (SAPF) in minimizing line harmonic currents and improving line power factor with new control algorithms. The objectives of this work are;

1. To design and develop for the NPC inverter-based SAPF, a current control algorithm with new neutral-point voltage deviation control technique known as fuzzy-based dwell time allocation (FDTA) technique.
2. To design and develop for the NPC inverter-based SAPF, a new DC-link capacitor voltage regulation algorithm with inverted error deviation (IED) control technique.
3. To design and develop for the NPC inverter-based SAPF, a new current harmonic extraction algorithm which operates with ICC scheme known as simplified synchronous reference frame (SSRF) algorithm.



4. To evaluate overall performance of the NPC inverter-based SAPF with simultaneous implementation of the proposed FDTC, IED and SSRF control algorithms.

Simulation model of NPC inverter-based SAPF is developed and simulated together with the proposed control algorithms under various steady-state and dynamic-state conditions. A hardware prototype of the proposed design is then developed in the laboratory to examine and verify its performance.

#### 1.4 Scope and Limitations of Work

The scope of this work is divided into two sections namely software and hardware sections. In the software section, the work begins with the design of three-phase three-wire three-leg three-level NPC inverter-based SAPF followed by simulation of the proposed design in MATLAB-Simulink software program. Three-phase three-wire system is considered for this work due to wider applications of power electronics devices in three-phase applications which lead to significant spread of current harmonics in three-phase power system, and thus make it compulsory to be mitigated efficiently.

Additionally, in order to further improve mitigation performance of SAPF, multilevel inverter which provides better output quality is employed in this work rather than depending on standard two-level VSI. However, in SAPF's applications, the multilevel inverters employed are mostly restricted to three-level inverters due to complexity of controller design which involves larger number of switching states and greater severity of voltage imbalance to the capacitors as the number of level increases [20, 21, 34]. Meanwhile, the selection of multilevel inverter topology is performed by considering the severity of voltage imbalance problems exhibited by that particular topology. Therefore, NPC multilevel inverter which requires the least amount of DC-link capacitors is employed for this work. As a result, less effort is needed to balance up the voltage across all the DC-link capacitors of NPC multilevel inverter, and thus reduces complexity of the designed controller.

The development of three-phase three-wire three-leg three-level NPC inverter-based SAPF involves the design of three-phase three-wire three-leg three-level NPC inverter-based SAPF circuits together with its controller, which comprises of four main algorithms known as current control algorithm with neutral-point voltage deviation control technique, DC-link capacitor voltage regulation algorithm, current harmonics extraction algorithm and synchronizer algorithm. However, this research work only focuses on three most important algorithms which include current control algorithm with neutral-point voltage deviation control technique, DC-link capacitor voltage regulation algorithm and current harmonics extraction algorithm, for implementing further improvements.

In simulation work, the input source voltage is set to be 400 Vrms (line-to-line). The three-phase three-level NPC inverter-based SAPF and all the control algorithms involved are developed using SimPower System blocks. Three types of highly nonlinear loads, as reported in [6, 67, 68] are applied in this work to test the performance of SAPF under steady-state and dynamic-state conditions. The first nonlinear load is constructed using a three-phase uncontrolled bridge rectifier feeding a 20  $\Omega$  resistor and 2200  $\mu$ F capacitor connected in parallel (capacitive). Meanwhile, the second nonlinear load is developed using similar rectifier feeding a series connected 50  $\Omega$  resistor and 50 mH inductor (inductive). The third nonlinear load is developed using similar rectifier feeding a 50  $\Omega$  resistor (resistive). Under steady-state condition, THD value and power factor are the main parameters used to evaluate performance of the proposed SAPF. Meanwhile, under dynamic-state condition, the proposed SAPF is evaluated for its dynamic response when encountering sudden nonlinear load change. For this analysis, two dynamic-state conditions are created by changing the nonlinear load from capacitive to inductive and inductive to resistive, respectively.

Evaluation under unbalanced and distorted source voltage is out of scope because according to working principle of SAPF, source voltage serves as a reference to ensure proper synchronization between voltage and current so that opposition harmonic mitigating current can accurately be injected back into the power line to mitigate the presence of current harmonics [15, 67, 69]. Therefore, this work only considers balanced three-phase three-wire system with sinusoidal source voltage.

In the hardware section, a laboratory prototype is constructed where the controller and power circuits are assembled to function as a three-phase three-level NPC inverter-based SAPF, similar to the one that is modelled in MATLAB-Simulink. In experimental work, for safety purposes and due to limitation of resources, the input source voltage is set to be 100 Vrms (line-to-line), which is supplied by programmable AC source. Meanwhile, a high performance digital signal processor (DSP) is programmed to perform all the control algorithms of the SAPF. The laboratory prototype is tested under both steady-state and dynamic-state conditions with similar capacitive, inductive and resistive nonlinear loads, as in the simulation work. Similarly, evaluation in terms of THD value, power factor, and dynamic response is conducted. In addition, the results obtained are validated with the simulation work.

## 1.5 Thesis Layout

This thesis is organized into five chapters. Chapter 1 provides brief introduction on the research work which includes research background, main problems to be solved, aim and objectives, and scope and limitations of the work.

Chapter 2 defines power quality, states distinctive categories of power quality problems, and discusses harmonics as one of the main power quality problems. A survey on harmonics mitigation strategies which include the commonly applied

harmonic standards and harmonics mitigation tools are also provided. Next, comprehensive review on multilevel inverter-based SAPF as the most effective solution to current harmonics is presented, focusing on its principles of operation and control strategies applied. Additionally, comparative study on characteristics, advantages and limitations of three most promising multilevel inverter configurations are provided, serving as a guideline to select the best multilevel inverter for a specific application.

Chapter 3 describes the design and development of three-phase three-wire three-leg three-level NPC inverter-based SAPF, detailing its operating principle and design considerations. Moreover, the newly proposed control algorithms are clearly described. This chapter also provides complete details on simulation model and laboratory setup of the proposed SAPF as well as implementation of the proposed control algorithms in a high performance DSP.

Chapter 4 presents the findings and results obtained in simulation and experimental works. Comparative evaluation is presented, highlighting the improvements achieved by all the proposed control algorithms in comparison to their corresponding existing benchmark algorithms. Moreover, overall improvements achieved by SAPF with simultaneous implementation of all the proposed control algorithms are also presented.

Chapter 5 concludes the work, significant contributions of the work and recommends possible future works.

## REFERENCES

- [1] J. Stones, and A. Collinson, "Power quality," *Power Engineering Journal*, vol. 15, no. 2, pp. 58-64, 2001.
- [2] V. J. Gosbell, B. S. P. Perera, and H. M. S. C. Herath, "New framework for utility power quality (PQ) data analysis," *Proc. AUPEC' 01, Perth Australia*, pp. 577-582, 2001.
- [3] R. C. Dugan, M. F. McGranaghan, S. Santoso, and H. W. Beaty, *Electrical Power Systems Quality*, 2nd ed., New York: McGraw-Hill, 2003.
- [4] R. D. Henderson, and P. J. Rose, "Harmonics: the effects on power quality and transformers," *IEEE Transactions on Industry Applications*, vol. 30, no. 3, pp. 528-532, 1994.
- [5] H.-L. Jou, J.-C. Wu, Y.-J. Chang, Y.-T. Feng, and W.-P. Hsu, "New active power filter and control method," *IEE Proceedings of Electric Power Applications*, vol. 152, no. 2, pp. 175-181, 2005.
- [6] Q.-N. Trinh, and H.-H. Lee, "An Advanced Current Control Strategy for Three-Phase Shunt Active Power Filters," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 12, pp. 5400-5410, 2013.
- [7] M. K. Soni, and N. Soni, "Review of Causes and Effect of Harmonics on Power System," *International Journal of Science, Engineering and Technology Research (IJSETR)*, vol. 3, no. 2, pp. 214-220, February 2014.
- [8] IEEE, "IEEE Recommended Practice and Requirement for Harmonic Control in Electric Power Systems," *IEEE Std 519-2014 (Revision of IEEE Std 519-1992)*, pp. 1-29, 2014.
- [9] IEC, "Electromagnetic compatibility (EMC) - part 3-2: Limits - limits for harmonic current emissions (equipment input current  $\leq 16$  A per phase)," *IEC 61000-3-2*, pp. 1-69, 2014.
- [10] C. W. Jr. Smith, "Power systems and harmonic factors," *IEEE Potentials*, vol. 20, no. 5, pp. 10-12, 2001 / 2002.
- [11] J. Arrillaga, and N. R. Watson, *Power System Harmonics*, 2nd ed., West Sussex: John Wiley & Sons Ltd, 2003.
- [12] Z. Chen, "Compensation schemes for a SCR converter in variable speed wind power systems," *IEEE Transactions on Power Delivery*, vol. 19, no. 2, pp. 813-821, 2004.
- [13] Z. Chen, F. Blaabjerg, and J.K. Pedersen, "Hybrid compensation arrangement in dispersed generation systems," *IEEE Transactions on Power Delivery*, vol. 20, no. 2, pp. 1719-1727, 2005.
- [14] J. C. Das, "Passive filters - potentialities and limitations," *IEEE Transactions on Industry Applications*, vol. 40, no. 1, pp. 232-241, 2004.
- [15] H. Akagi, "Active Harmonic Filters," *Proceedings of the IEEE*, vol. 93, no. 12, pp. 2128-2141, 2005.
- [16] M. El-Habrouk, M. K. Darwish, and P. Mehta, "Active power filters: A review," *IEE Proceedings of Electric Power Applications*, vol. 147, no. 5, pp. 403-413, 2000.
- [17] B. Singh, K. Al-Haddad, and A. Chandra, "A Review of Active Filters for Power Quality Improvement," *IEEE Transactions on Industrial Electronics*, vol. 46, no. 5, 1999.

- [18] G.-M. Lee, D.-C. Lee, and J.-K. Seok, "Control of series active power filters compensating for source voltage unbalance and current harmonics," *IEEE Transactions on Industrial Electronics*, vol. 51, no. 1, pp. 132-139, 2004.
- [19] Y.S. Kim, J.S. Kim, and S.H. Ko, "Three-phase three-wire series active power filter, which compensates for harmonics and reactive power," *IEE Proceedings of Electric Power Applications*, vol. 151, no. 3, pp. 276-282, 2004.
- [20] A. M. Massoud, S. J. Finney, A. J. Cruden, and B. W. Williams, "Three-Phase, Three-Wire, Five-Level Cascaded Shunt Active Filter for Power Conditioning, Using Two Different Space Vector Modulation Techniques," *IEEE Transactions on Industrial Electronics*, vol. 22, no. 4, pp. 2349-2361, 2007.
- [21] O. Vodyakho, and C. C. Mi, "Three-Level Inverter-Based Shunt Active Power Filter in Three-Phase Three-Wire and Four-Wire Systems," *IEEE Transactions on Power Electronics*, vol. 24, no. 5, pp. 1350-1363, 2009.
- [22] P. Xiao, G.K. Venayagamoorthy, and K.A. Corzine, "Seven-level shunt active power filter for high-power drive systems," *IEEE Transactions on Power Electronics*, vol. 24, no. 1, pp. 6-13, 2009.
- [23] M. Forghani, and S. Afsharnia, "Online wavelet transform-based control strategy for UPQC control system," *IEEE Transactions on Power Delivery*, vol. 22, no. 1, pp. 481-491, 2007.
- [24] M. Kesler, and E. Ozdemir, "Synchronous-Reference-Frame-Based Control Method for UPQC Under Unbalanced and Distorted Load Conditions," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 9, pp. 3967-3975, 2011.
- [25] K. H. Kwan, P. L. So, and Y. C. Chu, "An Output Regulation-Based Unified Power Quality Conditioner With Kalman Filters," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 11, pp. 4248-4262, 2012.
- [26] H. Yang, and S. Ren, "A practical series-shunt hybrid active power filter based on fundamental magnetic potential self-balance," *IEEE Transactions on Power Delivery*, vol. 23, no. 4, pp. 2089-2096, 2008.
- [27] A. Varschavsky, J. Dixon, M. Rotella, and L. Moran, "Cascaded Nine-Level Inverter for Hybrid-Series Active Power Filter, Using Industrial Controller," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2761-2767, 2010.
- [28] B. A., C., Chakraborty, and S., Bhattacharya, , "Parallel-Connected Shunt Hybrid Active Power Filters Operating at Different Switching Frequencies for Improved Performance," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 11, pp. 4007-4019, 2012.
- [29] A. Bhattacharya, and C. Chakraborty, "A Shunt Active Power Filter With Enhanced Performance Using ANN-Based Predictive and Adaptive Controllers," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 2, pp. 421-428, 2011.
- [30] N. Eskandarian, Y. A. Beromi, and S. Farhangi, "Improvement of Dynamic Behavior of Shunt Active Power Filter Using Fuzzy Instantaneous Power Theory," *Journal of Power Electronics*, vol. 14, no. 6, pp. 1303-1313, 2014.
- [31] B. A. Welchko, M. Beltrao de Rossiter Correa, and T. A. Lipo, "A three-level MOSFET inverter for low-power drives," *IEEE Transactions on Industrial Electronics*, vol. 51, no. 3, pp. 669-674, 2004.

- [32] R. Teichmann, and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," *IEEE Transactions on Industrial Electronics*, vol. 41, no. 3, pp. 855-865, 2005.
- [33] S. De, D. Banerjee, K. Siva Kumar, K. Gopakumar, R. Ramchand, and C. Patel, "Multilevel inverters for low-power application," *IET Power Electronics*, vol. 4, no. 4, pp. 384-392, 2011.
- [34] C. Salim, and B. M. Toufik, "Three-level (NPC) Shunt Active Power Filter Performances based on Fuzzy Controller for Harmonic Currents Compensation under Non-Ideal Voltage Conditions," *International Journal on Electrical Engineering and Informatics*, vol. 6, no. 2, pp. 342-358, 2014.
- [35] B.-R. Lin, and C.-H. Huang, "Implementation of a Three-Phase Capacitor Clamped Active Power Filter Under Unbalanced Condition," *IEEE Transactions on Industrial Electronics*, vol. 53, no. 5, pp. 1621-1630, 2006.
- [36] J. Rodríguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls and applications," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 4, pp. 724-738, 2002.
- [37] D. Soto, and T. C. Green, "A Comparison of High-Power Converter Topologies for the Implementation of FACTS Controllers," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 5, pp. 1072-1080, 2002.
- [38] T. C. Green, and J. H. Marks, "Control techniques for active power filters," *IEE Proceedings of Electric Power Applications*, vol. 152, no. 2, pp. 369-381, 2005.
- [39] K. Steela, and B. S. Rajpurohit, "A survey on active power filters control strategies," in *IEEE 6th India International Conference on Power Electronics (IICPE)*, Kurukshetra, pp. 1-6, 2014.
- [40] D. Chen, and S. Xie, "Review of the control strategies applied to active power filters," in *IEEE International Conference on Electric Utility Deregulation, Restructuring and Power Technologies (DRPT2004)*, pp. 666-670, 2004.
- [41] B. Wu, *High-Power Converters and AC Drives*, USA: John Wiley & Sons, inc, 2006.
- [42] U.-M. Choi, J.-S. Lee, and K.-B. Lee, "New Modulation Strategy to Balance the Neutral-Point Voltage for Three-Level Neutral-Clamped Inverter Systems," *IEEE Transactions on Energy Conversion*, vol. 29, no. 1, pp. 91-100, 2014.
- [43] C.K. Lee, S.Y.R. Hui, S-H. Chung, and Y. Shrivastava, "A Randomized Voltage Vector Switching Scheme for Three-level Power Inverters," *IEEE Transactions on Power Electronics*, vol. 17, no. 1, pp. 94-100, 2002.
- [44] H. d. T. Mouton, "Natural Balancing of Three-Level Neutral-Point-Clamped PWM Inverters," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 5, pp. 1017-1025, 2002.
- [45] A. H. Bhat, N. Langer, D. Sharma, and P. Agrawal, "Capacitor voltage balancing of a three-phase neutral-point clamped bi-directional rectifier using optimised switching sequences," *IET Power Electronics*, vol. 6, no. 6, pp. 1209-1219, 2013.
- [46] T. Abdelkrim, E.M. Berkouk, A. Benkhelifa, K. Benamrane, and T. Benslimane, "Neutral Point Potential Balancing Algorithm for Autonomous Three-Level Shunt Active Power Filter," *Journal of Electrical and Control Engineering*, vol. 2, no. 5, pp. 20-26, 2012.

- [47] U.-M. Choi, and K.-B. Lee, "Neutral-Point Voltage Balancing Method for Three-level Inverter Systems with a Time-Offset Estimation Scheme," *Journal of Power Electronics*, vol. 13, no. 2, pp. 243-249, 2013.
- [48] H. Afghoul, and F. Krim, "Comparison between PI and fuzzy DPC control of a shunt active power filter," in IEEE International Energy Conference and Exhibition (ENERGYCON), Florence, pp. 146-151, 2012.
- [49] Y. Suresh, A. K. Panda, and M. Suresh, "Real-time implementation of adaptive fuzzy hysteresis-band current control technique for shunt active power filter," *IET Power Electronics*, vol. 5, no. 7, pp. 1188-1195, 2012.
- [50] P. Karuppanan, and K. K. Mahapatra, "PI, PID and Fuzzy logic controller for Reactive Power and Harmonic Compensation," *ACEEE International Journal on Electrical and Power Engineering*, vol. 1, no. 3, pp. 54-58, 2010.
- [51] R. Belaidi, A. Haddouche, and H. Guendouz, "Fuzzy Logic Controller Based Three-Phase Shunt Active Power Filter for Compensating Harmonics and Reactive Power under Unbalanced Mains Voltages," *Energy Procedia*, vol. 18, pp. 560-570, 2012.
- [52] S. K. Jain, P. Agrawal, and H. O. Gupta, "Fuzzy logic controlled shunt active power filter for power quality improvement," *IEE Proceedings of Electric Power Applications*, vol. 149, no. 5, pp. 317-328, 2002.
- [53] U. D. Gupta, P. Das, and M. A. Hoque, "A Fuzzy Controlled Shunt Active Power Filter for Reducing Current Harmonics and Reactive Power Compensation," in International Conference on Electrical Engineering and Information Communication Technology (ICEEICT), Dhaka, pp. 1-5, 2015.
- [54] M. Suetake, I. N. d. Silva, and A. Goedel, "Embedded DSP-Based Compact Fuzzy System and Its Application for Induction-Motor V/f Speed Control," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 3, pp. 750-760, 2011.
- [55] P. Karuppanan, and K. K. Mahapatra, "PI and fuzzy logic controllers for shunt active power filter - A report," *ISA Transaction*, vol. 51, no. 1, pp. 163-169, 2012.
- [56] M. A. A. M. Zainuri, M. A. M. Radzi, A. C. Soh, N. Mariun, and N. A. Rahim, "DC-link capacitor voltage control for single-phase shunt active power filter with step size error cancellation in self-charging algorithm," *IET Power Electronics*, vol. 9, no. 2, pp. 323-335, 2016.
- [57] F. Mekri, B. Mazari, and M. Machmoum, "Control and optimization of shunt active power filter parameters by fuzzy logic," *Canadian Journal of Electrical and Computer Engineering*, vol. 31, no. 3, pp. 127-134, 2006.
- [58] M. Monfared, S. Golestan, and J. M. Guerrero, "A New Synchronous Reference Frame-Based Method for Single-Phase Shunt Active Power Filters," *Journal of Power Electronics*, vol. 13, no. 4, pp. 692-700, 2013.
- [59] X. Wang, J. Liu, J. Hu, Y. Meng, and C. Yuan, "Frequency Characteristics of the Synchronous-Frame Based D-Q Methods for Active Power Filters," *Journal of Power Electronics*, vol. 8, no. 1, pp. 91-100, 2008.
- [60] A. Pigazo, V. M. Moreno, and E. J. Estebanez, "A Recursive Park Transformation to Improve the Performance of Synchronous Reference Frame Controllers in Shunt Active Power Filters," *IEEE Transactions on Industrial Electronics*, vol. 24, no. 9, pp. 2065-2075, 2009.
- [61] N. Jain, and A. Gupta, "Comparison between Two Compensation Current Control Methods of Shunt Active Power Filter," *International Journal of Engineering Research and General Science* vol. 2, no. 5, pp. 603-615, 2014.

- [62] M. Suresh, A. K. Panda, and Y. Suresh, "Fuzzy controller based 3phase 4wire shunt active Filter for mitigation of current harmonics with combined p-q and Id-Iq control strategies," *Journal of Energy and Power Engineering*, Vol. 3, No. 1, pp. 43-52, 2011, vol. 3, no. 1, pp. 43-52, 2011.
- [63] J. Fei, T. Li, F. Wang, and W. Juan, "A Novel Sliding Mode Control Technique For Indirect Current Controlled Active Power Filter " *Mathematical Problems in Engineering*, vol. 2012, Article ID 549782, 18 pages, 2012.
- [64] M. Adel, S. Zaid, and O. Mahgoub, "Improved Active Power Filter Performance Based on an Indirect Current Control Technique," *Journal of Power Electronics*, vol. 11, no. 6, pp. 931-937, 2011.
- [65] B. N. Singh, A. Chandra, and K. Al-Haddad, "Performance Comparison of Two Current Control Techniques Applied to an Active Filter," in International Conference on Harmonics Quality Power (ICHQP), Athens, pp. 133-138, 1998.
- [66] S. Rahmani, K. Al-Haddad, and H. Y. Kanan, "Experimental Design and Simulation of a Modified PWM with an Indirect Current Control Technique Applied to a Single-Phase Shunt Active Power Filter," in Proceedings of the IEEE International Symposium on Industrial Electronics, Dubrovnik, Croatia, pp. 519-524, 2005.
- [67] J. H. Marks, and T. C. Green, "Predictive transient-following control of shunt and series active power filters," *IEEE Transactions on Power Electronics*, vol. 17, no. 4, pp. 574-584, 2002.
- [68] J. Vijayasree, B. Vijayakrishna, and Y. R. Babu, "Implementation of SRF based Multilevel Shunt Active Filter for Harmonic Control," *International Journal of Engineering Research and Development*, vol. 3, no. 8, pp. 16-20, 2012.
- [69] L. H. Tey, P. L. So, and Y. C. Chu, "Improvement of power quality using adaptive shunt active filter," *IEEE Transactions on Power Delivery*, vol. 20, no. 2, pp. 1558-1568, 2005.
- [70] M. Olofsson, and U. Grape, "Voltage Quality in the Context of EMC," in International Symposium on Electromagnetic Compatibility, Kyoto, Japan, pp. 241-244, 2009.
- [71] IEC, "Electromagnetic compatibility (EMC) - Part 4-30: Testing and measurement techniques - Power quality measurement methods," *IEC 61000-4-30*, 2014.
- [72] V. Ignatova, D. Villard, and J. M. Hypolite, "Simple Indicators for an effective Power Quality Monitoring and Analysis " in IEEE 15th International Conference on Environment and Electrical Engineering (EEEIC), Rome, pp. 1104-1108, 2015.
- [73] L. Gidwani, and A. Pareek, "Grid Integration Issues Of Wind Farms," *International Journal of Advances in Engineering & Technology*, vol. 9, no. 2, pp. 167-176, 2016.
- [74] S. Bhattacharyya, and S. Cobben, "Consequences of Poor Power quality - an overview," *Power Quality*, A. Eberhard, ed., InTech, 2011.
- [75] S. K. Khadem, M. Basu, and M. F. Conlon, "Harmonic power compensation capacity of shunt active power filter and its relationship with design parameters," *IET Power Electronics*, vol. 7, no. 2, pp. 418-430, 2014.



- [76] D. O. Abdeslam, P. Wira, J. Merckle, D. Flieller, and Y.-A. Chapuis, "A Unified Artificial Neural Network Architecture for Active Power Filters," *IEEE Transactions on Industrial Electronics*, vol. 54, no. 1, pp. 61-76, 2007.
- [77] H. Radmanesh, S. H. Hosseinian, and S. H. Fathi, "Harmonic study in electromagnetic voltage transformers," in *IEEE International Symposium on Industrial Electronics (ISIE)*, Hangzhou, pp. 1224-1227, 2012.
- [78] C. A. Gallo, F. L. Tofoli, and J. A. C. Pinto, "Two-Stage Isolated Switch-Mode Power Supply With High Efficiency and High Input Power Factor," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 11, pp. 3754-3766, 2010.
- [79] S. Ratanapanachote, H. J. Cha, and P. N. Enjeti, "A Digitally Controlled Switch Mode Power Supply Based on Matrix Converter," *IEEE Transactions on Power Electronics*, vol. 21, no. 1, pp. 124-130, 2006.
- [80] S. Singh, B. Singh, G. Bhuvaneswari, and V. Bist, "Power Factor Corrected Zeta Converter Based Improved Power Quality Switched Mode Power Supply," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 9, pp. 5422-5433, 2015.
- [81] G. W. Chang, and S.-K. Chen, "An Analytical Approach for Characterizing Harmonic and Interharmonic Currents Generated by VSI-Fed Adjustable Speed Drives," *IEEE Transactions on Power Delivery*, vol. 20, no. 4, pp. 2585-2593, 2005.
- [82] H. M. Suryawanshi, A. K. Kulwal, M. A. Chaudhari, and V. B. Borghate, "High Power Factor Operation of a Three-Phase Rectifier for an Adjustable-Speed Drive," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 4, pp. 1637-1646, 2008.
- [83] A. M. Eltamaly, "A Modified Harmonics Reduction Technique for a Three-Phase Controlled Converter," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 3, pp. 1190-1197, 2008.
- [84] G. W. Chang, Y. C. Chin, and S. H. Lee, "Efficient approach to characterising harmonic currents generated by a cluster of three-phase AC/DC converters," *IEE Proceedings Electric Power Applications*, vol. 153, no. 5, 2006.
- [85] B. M. Saied, and R. K. Antar, "Harmonic mitigation technique for the power quality improvement of DC motor drives," in *International Aegean Conference on Electrical Machines and Power Electronics (ACEMP)*, Bodrum, pp. 592-595, 2007.
- [86] J. Klima, M. Chomat, and L. Schreier, "Analytical closed-form investigation of pwm inverter induction motor drive performance under dc bus voltage pulsation," *IET Electric Power Applications*, vol. 2, no. 6, pp. 341-352, 2008.
- [87] C. Sakaran, *Power Quality*, Florida: CRC Press, 2001.
- [88] X. Yuan, B. Lei, Z. Li, and W. Qi, "Skin Effect Analysis for Pulse Current in the PEA Based on Frequency Domain Method," *IEEE Transactions on Plasma Science*, vol. 43, no. 5, pp. 1611-1616, 2015.
- [89] H.-K. Kim, J.-K. Jung, K.-Y. Park, C.-H. Im, and H.-K. Jung, "Efficient Technique for 3-D Finite Element Analysis of Skin Effect in Current-Carrying Conductors," *IEEE Transactions on Magnetics*, vol. 40, no. 2, pp. 1326-1329, 2004.

- [90] D. Murthy-Bellur, N. Kondrath, and M. K. Kazimierczuk, "Transformer winding loss caused by skin and proximity effects including harmonics in pulse-width modulated DC-DC flyback converters for the continuous conduction mode," *IET Power Electronics*, vol. 4, no. 4, pp. 363-373, 2011.
- [91] Y. Liu, D. Zhang, Z. Li, Q. Huang, B. Li, M. Li, and J. Liu, "Calculation method of winding eddy-current losses for high-voltage direct current converter transformers," *IET Electric Power Applications*, vol. 10, no. 6, pp. 488-497, 2016.
- [92] B. S. Ram, "Variation of Transformer Sheet Winding Eddy Current Loss with Frequency," *IEEE Power Engineering Review*, vol. 21, no. 10, pp. 49-50, 2001.
- [93] Y.-C. Chuang, and Y.-L. Ke, "A Novel High-Efficiency Battery Charger With a Buck Zero-Voltage-Switching Resonant Converter," *IEEE Transactions on Energy Conversion*, vol. 22, no. 4, pp. 848-854, 2007.
- [94] F. C. D. L. Rosa, *Harmonics and Power Systems*, Florida: CRC Press, 2006.
- [95] IEC, "Electromagnetic compatibility (EMC) - Part 2-2: Environment - Compatibility levels for low-frequency conducted disturbances and signalling in public low-voltage power supply systems," *IEC 61000-2-2*, pp. 1-57, 2002.
- [96] IEC, "Electromagnetic compatibility (EMC) - Part 3-4: Limits - Limitation of emission of harmonic currents in low-voltage power supply systems for equipment with rated current greater than 16 A," *IEC/TS 61000 3-4*, pp. 1-29, 1998.
- [97] IEC, "Electromagnetic compatibility (EMC) - Part 3-6: Limits - Assessment of emission limits for the connection of distorting installations to MV, HV and EHV power systems," *IEC/TR 61000-3-6*, pp. 1-58, 2008.
- [98] S. Mikkili, and A. K. Panda, "Types-1 and -2 fuzzy logic controllers-based shunt active filter Id - Iq control strategy with different fuzzy membership functions for power quality improvement using RTDS hardware," *IET Power Electronics*, vol. 6, no. 4, pp. 818-833, 2013.
- [99] S. Bhattacharyya, S. Cobben, P. Ribeiro, and W. Kling, "Harmonic Emission Limits and Responsibilities at a Point of Connection," *IET Generation, Transmission & Distribution*, vol. 6, no. 3, pp. 256-264, 2012.
- [100] S. Biricik, S. Redif, Ö. C. Özerdem, S. K. Khadem, and M. Basu, "Real-time control of shunt active power filter under distorted grid voltage and unbalanced load condition using self-tuning filter," *IET Power Electronics*, vol. 7, no. 7, pp. 1895-1905, 2014.
- [101] B.-H. Kwon, J.-H. Choi, and T.-W. Kim, "Improved Single-Phase Line-Interactive UPS," *IEEE Transactions on Industrial Electronics*, vol. 48, no. 4, pp. 804-811, 2001.
- [102] H.-L. Jou, J.-C. Wu, C. Tsai, K.-D. Wu, and M.-S. Huang, "Novel line-interactive uninterruptible power supply," *IEE Proceedings Electric Power Applications*, vol. 151, no. 3, pp. 359-364, 2004.
- [103] B. Singh, A. Chandra, and K. Al-Haddad, *Power Quality: Problems and Mitigation Techniques*, West Sussex: John Wiley & Sons Ltd, 2015.
- [104] R. L. de Araujo Ribeiro, C. C. De Azevedo, and R. M. de Sousa, "A Robust Adaptive Control Strategy of Active Power Filters for Power-Factor Correction, Harmonic Compensation, and Balancing of Nonlinear Loads," *IEEE Transactions on Power Electronics*, vol. 27, no. 2, pp. 718-730, 2012.

- [105] S. Rahmani, N. Mendalek, and K. Al-Haddad, "Experimental Design of a Nonlinear Control Technique for Three-Phase Shunt Active Power Filter," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 10, pp. 3364-3375, 2010.
- [106] B. Kedjar, and K. Al-Haddad, "DSP-Based Implementation of an LQR With Integral Action for a Three-Phase Three-Wire Shunt Active Power Filter," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 8, pp. 2821-2828, 2009.
- [107] M. Routimo, M. Salo, and H. Tuusa, "Comparison of Voltage-Source and Current-Source Shunt Active Power Filters," *IEEE Transactions on Power Electronics*, vol. 22, no. 2, pp. 636-643, 2007.
- [108] A. Terciyanli, T. Avcı, I. Yilmaz, C. Ermis, K. N. Kose, A. Acik, A. S. Kalaycioglu, Y. Akkaya, I. Cadirci, and M. Ermis, "A Current Source Converter-Based Active Power Filter for Mitigation of Harmonics at the Interface of Distribution and Transmission Systems," *IEEE Transactions on Industry Applications*, vol. 48, no. 4, pp. 1374-1386, 2012.
- [109] M. A. M. Radzi, "Switched Capacitor Active Power Filter with New Control Algorithms," Ph.D. dissertation, Faculty of Engineering, University of Malaya, 2010.
- [110] P. Xiao, G. K. Venayagamoorthy, and K. A. Corzine, "Seven-Level Shunt Active Power Filter for High-Power Drive Systems," *IEEE Transactions on Power Electronics*, vol. 24, no. 1, pp. 6-13, 2009.
- [111] Z.-G. Lu, L.-L. Zhao, W.-P. Zhu, C.-J. Wu, and Y.-S. Qin, "Research on cascaded three-phase-bridge multilevel converter based on CPS-PWM," *IET Power Electronics*, vol. 6, no. 6, pp. 1088-1099, 2013.
- [112] H. Akagi, S. Inoue, and T. Yoshii, "Control and Performance of a Transformerless Cascade PWM STATCOM With Star Configuration," *IEEE Transactions on Industry Applications*, vol. 43, no. 4, pp. 1041-1049, 2007.
- [113] N. Celanovic, and D. Boroyevich, "A Comprehensive Study of Neutral-Point Voltage Balancing Problem in Three-Level Neutral-Point-Clamped Voltage Source PWM Inverters," *IEEE Transactions on Power Electronics*, vol. 15, no. 2, pp. 242-249, 2000.
- [114] Z. Chen, Y. Luo, and M. Chen, "Control and Performance of a Cascaded Shunt Active Power Filter for Aircraft Electric Power System," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 9, pp. 3614-3623, 2012.
- [115] H. du Toit Mouton, "Natural balancing of three-level neutral-point-clamped PWM inverters," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 5, pp. 1017-1025, 2002.
- [116] N.-Y. Dai, M.-C. Wong, and Y.-D. Han, "Application of a Three-level NPC Inverter as a Three-Phase Four-Wire Power Quality Compensator by Generalized 3DSVM," *IEEE Transactions on Power Electronics*, vol. 21, no. 2, pp. 440-449, 2006.
- [117] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Pérez, "A Survey on Cascaded Multilevel Inverters," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2197-2206, 2010.
- [118] A. Masaoud, H. W. Ping, S. Mekhilef, and H. Belkamel, "Highly efficient three-phase three-level multilevel inverter employing different commutation strategies," *Turkish Journal of Electrical Engineering & Computer Sciences*, vol. 24, no. 1, pp. 76-87, 2016.

- [119] A. I. Maswood, O. H. P. Gabriel, and E. A. Ammar, "Comparative study of multilevel inverters under unbalanced voltage in a single DC link," *IET Power Electronics*, vol. 6, no. 8, pp. 1530-1543, 2013.
- [120] A. Shukla, A. Ghosh, and A. Joshi, "Hysteresis Current Control Operation of Flying Capacitor Multilevel Inverter and Its Application in Shunt Compensation of Distribution Systems," *IEEE Transactions on Power Delivery*, vol. 22, no. 1, pp. 396-405, 2007.
- [121] H. Zhang, S. J. Finney, A. Massoud, and B. W. Williams, "An SVM Algorithm to Balance the Capacitor Voltages of the Three-Level NPC Active Power Filter," *IEEE Transactions on Power Electronics*, vol. 23, no. 6, pp. 2694-2702, 2008.
- [122] A. K. Gupta, and A. M. Khambadkone, "A Space Vector PWM Scheme for Multilevel Inverters Based on Two-Level Space Vector PWM," *IEEE Transactions on Industrial Electronics*, vol. 53, no. 5, pp. 1631-1639, 2006.
- [123] H. Hu, W. Yao, and Z. Lu, "Design and Implementation of Three-Level Space Vector PWM IP Core for FPGAs," *IEEE Transactions on Industrial Electronics*, vol. 22, no. 6, pp. 2234-2244, 2007.
- [124] U.-M. Choi, and K.-B. Lee, "Space vector modulation strategy for neutral-point voltage balancing in three-level inverter systems," *IET Power Electronics*, vol. 6, no. 7, pp. 1390-1398, 2013.
- [125] G. M. Babu, "Simulation Study of Indirect Current Control Technique for Shunt Active Filter," *International Journal of Engineering Research and Applications*, vol. 3, no. 4, pp. 831-851, 2013.
- [126] B. N. Singh, B. Singh, A. Chandra, P. Rastgoufard, and K. Al-Haddad, "An Improved Control Algorithm for Active Filters," *IEEE Transactions on Power Delivery*, vol. 22, no. 2, pp. 1009-1020, 2007.
- [127] I. Sahu, and D. A. Gadanayak, "Comparison between Two Types of Current Control Techniques Applied to Shunt Active Power Filters and Development of a Novel Fuzzy Logic Controller to Improve SAPF Performance," *International Journal of Engineering Research and Development*, vol. 2, no. 4, pp. 1-10, 2012.
- [128] B. Singh, K. Al-Haddad, and A. Chandra, "A review of active filters for power quality improvement," *IEEE Transactions on Industrial Electronics*, vol. 46, no. 5, pp. 960-971, 1999.
- [129] J. A. Suul, K. Ljøkelsøy, T. Midtsund, and T. Undeland, "Synchronous Reference Frame Hysteresis Current Control for Grid Converter Applications," *IEEE Transactions on Industry Applications*, vol. 47, no. 5, pp. 2183-2194, 2011.
- [130] H. Vahedi, A. Sheikholeslami, M. T. Bina, and M. Vahedi, "Review and Simulation of Fixed and Adaptive Hysteresis Current Control Considering Switching Losses and High-Frequency Harmonics," *Advances in Power Electronics*, vol. 2011, Article ID 397872, 6 pages, 2011.
- [131] G. W. Chang, and T.-C. Shee, "A Novel Reference Compensation Current Strategy For Shunt Active Power Filter Control," *IEEE Transactions on Power Delivery*, vol. 19, no. 4, pp. 1751-1758, 2004.
- [132] M. Kale, and E. Ozdemir, "An adaptive hysteresis band current controller for shunt active power filter," *Electric Power Systems Research*, vol. 73, no. 2, pp. 113-119, 2005.

- [133] P. A. Padmanaban, and M. R. Marimuthu, "Fuzzy Logic Based UPQC Controller for Compensating Power Quality Problems," *Australian Journal of Basic and Applied Sciences*, vol. 6, no. 7, pp. 167-168, 2012.
- [134] X. Qiu, P. Shi, J. Xia, and J. Wang, "A Novel Active Filter for Unbalanced 3-phase 4-wire Power System Based on Linear Adaptive Notch Filter and Fuzzy Adaptive Hysteresis Controller," *International Journal of Innovative Computing, Information and Control*, vol. 9, no. 6, pp. 2619-2634, 2013.
- [135] H. Doğan, and R. Akkaya, "A Control Scheme Employing an Adaptive Hysteresis Current Controller and an Uncomplicated Reference Current Generator for a Single-Phase Shunt Active Power Filter," *Turkish Journal of Electrical Engineering and Computer Sciences*, vol. 22, no. 4, pp. 1085-1097, 2014.
- [136] S. Hamasaki, and A. Kawamura, "Improvement of Current Regulation of Line-Current-Detection-Type Active Filter Based on Deadbeat Control," *IEEE Transactions on Industry Applications*, vol. 39, no. 2, pp. 536-541, 2003.
- [137] K. Nishida, Y. Konishi, and M. Nakaoka, "Current control implementation with deadbeat algorithm for three-phase current-source active power filter," *IEE Proceedings of Electric Power Applications*, vol. 149, no. 4, pp. 275-282, July 2002.
- [138] R.R. Sawant, and M. C. Chandorkar, "A multifunctional Four-leg Grid-Connected Compensator," *IEEE Transactions on Industry Applications*, vol. 45, no. 1, pp. 249-259, 2009.
- [139] M. Odavic, V. Biagini, P. Zanchetta, M. Sumner, and M. Degano, "One-sample-period-ahead Predictive Current Control for High-performance Active Shunt Power Filters," *IET Power Electronics*, vol. 4, no. 4, pp. 414-423, 2011.
- [140] M. S. Hamad, M. I. Masoud, B. W. Williams, and S. Finney, "Medium Voltage 12-pulse Converter: AC Side Compensation Using a Shunt Active Power Filter in a Novel Front End Transformer Configuration," *IET Power Electronics*, vol. 5, no. 8, pp. 1315-1323, 2012.
- [141] C. Zhang, Q. Chen, Y. Zhao, D. Li, and Y. Xiong, "A novel active power filter for high-voltage power distribution systems application," *IEEE Transactions on Power Delivery*, vol. 22, no. 2, pp. 911-918, 2007.
- [142] L. Wu, F. Zhuo, P. Zhang, H. Li, and Z. Wang, "Study on the influence of supply-voltage fluctuation on shunt active power filter," *IEEE Transactions on Power Delivery*, vol. 22, no. 3, pp. 1743-1746, 2007.
- [143] S. Rahmani, K. Al-Haddad, and H.Y. Kanaan, "Two PWM techniques for single-phase shunt active power filters employing a direct current control strategy" *IET Power Electronics*, vol. 1, no. 3, pp. 376-385, 2008.
- [144] S. K. Mondal, B. K. Bose, V. Oleschuk, and J. O. Pinto, "Space vector pulsewidth modulation of three-level inverter extending operation into overmodulation region," *IEEE Transactions on Power Electronics*, vol. 18, no. 2, pp. 604 - 611, 2003.
- [145] N. Langer, A. H. Bhat, and P. Agrawal, "Neural-network-based space-vector pulse-width modulation for capacitor voltage balancing of three-phase three-level improved power quality converter," *IET Power Electronics*, vol. 7, no. 4, pp. 973-983, 2014.

- [146] S. Busquets-Monge, J.D. Ortega, J. Bordonau, J.A. Beristain, and J. Rocabert, "Closed-Loop Control of a Three-Phase Neutral-Point-Clamped Inverter Using an Optimized Virtual-Vector-Based Pulsewidth Modulation," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 5, pp. 2061-2071, 2008.
- [147] K. H. Bhalodi, and P. Agarwal, "Space Vector Modulation with DC-Link Voltage Balancing Control for Three-Level Inverters," *ACEEE International Journal on Communication*, vol. 1, no. 1, pp. 14-18, 2010.
- [148] J. Holtz, W. Lotzkat, and A. Khambadkone, "On continuous control of PWM inverters in the overmodulation range including the six-step mode," in International Conference on Industrial Electronics, Control, Instrumentation, and Automation (IECON), San Diego, CA, pp. 307-312, 1992.
- [149] K. Bandana, J. B. V. Subrahmanyam, C. Sikanth, and M. Ayyub, "Space vector PWM Technique for 3phase voltage source inverter using Artificial Neural Network," *International Journal of Engineering and Innovative Technology (IJEIT)*, vol. 1, no. 2, pp. 157-162, 2012.
- [150] P. H. Raj, A. I. Maswood, G. H.P. Ooi, and Z. Lim, "Voltage balancing technique in a space vector modulated 5-level multiple-pole multilevel diode clamped inverter," *IET Power Electronics*, vol. 8, no. 7, pp. 1263-1272, 2015.
- [151] L. Lin, Y. Zou, Z. Wang, and H. Jin, "Modeling and Control of Neutral-point Voltage Balancing Problem in Three-level NPC PWM Inverters," in IEEE 36th Conference in Power Electronics Specialists (PESC), Recife, pp. 861-866, 2005.
- [152] R. L. De Araujo Ribeiro, T. De Oliveira Alves Rocha, R. Maciel de Sousa, E. C. dos Santos Junior, and A. M. N. Lima, "A Robust DC-Link Voltage Control Strategy to Enhance the Performance of Shunt Active Power Filters Without Harmonic Detection Schemes," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 2, pp. 803-813, 2015.
- [153] R. Mahanty, "Indirect Current Controlled Shunt Active Power Filter for Power Quality Improvement," *International Journal of Electrical Power & Energy Systems*, vol. 62, pp. 441-449, 2014.
- [154] S. Mikkili, and A. K. Panda, "Simulation and real-time implementation of shunt active filter id-iq control strategy for mitigation of harmonics with different fuzzy membership functions," *IET Power Electronics*, vol. 5, no. 9, pp. 1856-1872, 2012.
- [155] S. Saad, and L. Zellouma, "Fuzzy logic controller for three-level shunt active filter compensating harmonics and reactive power," *Electric Power Systems Research*, vol. 79, no. 10, pp. 1337-1341, 2009.
- [156] Y. Wu, B. Zhang, J. Lu, and K.-L. Du, "Fuzzy Logic and Neuro-fuzzy Systems: A Systematic Introduction," *International Journal of Artificial Intelligence and Expert Systems* vol. 2, no. 2, pp. 47-80, 2011.
- [157] P. Kumar, and A. Mahajan, "Soft Computing Techniques for the Control of an Active Power Filter," *IEEE Transactions on Power Delivery*, vol. 24, no. 1, pp. 452-461, 2009.
- [158] A. Teke, K. Bayindir, and M. Tumay, "Fast sag/swell detection method for fuzzy logic controlled dynamic voltage restorer," *IET Generation, Transmission & Distribution*, vol. 4, no. 1, pp. 1-12, 2010.
- [159] T. Gupta, R. R. Boudreaux, R. M. Nelms, and J. Y. Hung, "Implementation of a Fuzzy Controller for DC-DC Converters Using an Inexpensive 8-b Microcontroller," *IEEE Transactions on Industrial Electronics*, vol. 44, no. 5, pp. 661-669, 1997.

- [160] T. R. Deva, and N. K. Nair, "ANN Based Control Algorithm for Harmonic Elimination and Power Factor Correction Using Shunt Active Filter," *International Journal of Electrical and Power Engineering*, vol. 1, no. 2, pp. 152-157, 2007.
- [161] N. A. Rahman, M. A. M. Radzi, N. Mariun, A. C. Soh, and N. A. Rahim, "Integration of Dual Intelligent Algorithms in Shunt Active Power Filter," in *IEEE Conference on Clean Energy and Technology (CEAT)*, Langkawi, pp. 259-264, 2013.
- [162] M. A. A. M. Zainuri, M. A. M. Radzi, A. C. Soh, N. Mariun, N. A. Rahim, and S. Hajjighorbani, "Fundamental Active Current Adaptive Linear Neural Networks for Photovoltaic Shunt Active Power Filters," *Energies*, vol. 9, no. 6, 397, 2016.
- [163] A. Bhattacharya, C. Chakraborty, and S. Bhattacharya, "Shunt compensation - Reviewing Traditional Methods of Reference Current Generation," *IEEE Industrial Electronics Magazine*, vol. 3, no. 3, pp. 38-49, 2009.
- [164] L. Asiminoaei, F. Blaabjerg, and S. Hansen, "Detection is key - Harmonic detection methods for active power filter applications," *IEEE Industrial Applications Magazine*, vol. 13, no. 4, pp. 22-33, 2007.
- [165] P. Mattavelli, and F.P. Marafao, "Repetitive-based control for selective harmonic compensation in active power filters," *IEEE Transactions on Industrial Electronics*, vol. 51, no. 5, pp. 1018-1024, 2004.
- [166] J. M. Maza-Ortega, J. A. Rosendo-Macías, A. Gómez-Expósito, S. Ceballos-Mannozi, and M. Barragán-Villarejo, "Reference Current Computation for Active Power Filters by Running DFT Techniques," *IEEE Transactions on Power Delivery*, vol. 25, no. 3, pp. 1986-1995, 2010.
- [167] G. W. Chang, C. I. Chen, Y. J. Liu, and M. C. Wu, "Measuring Power System Harmonics and Interharmonics by an Improved Fast Fourier Transform-based Algorithm," *IET Generation, Transmission & Distribution*, vol. 2, no. 2, pp. 192-201, 2008.
- [168] K. F. Chen, and S. L. Mei, "Composite Interpolated Fast Fourier Transform With the Hanning Window," *IEEE Transactions on Instrumentation and Measurement*, vol. 59, no. 6, pp. 1571-1579, 2010.
- [169] M. A. S. Masoum, and E. F. Fuchs, "Power Quality in Power Systems and Electrical Machines," Elsevier Science & Technology Books, 2015.
- [170] L. Saribulut, A. Teke, and M. Tümay, "Artificial Neural Network Based Discrete-fuzzy Logic Controlled Active Power Filter," *IET Power Electronics*, vol. 7, no. 6, pp. 1536-1546, 2014.
- [171] M. Welsh, P. Mehta, and M. K. Darwish, "Genetic algorithm and extended analysis optimisation techniques for switched capacitor active filters - Comparative study" *IEE Proceedings Electric Power Applications*, vol. 147, no. 1, pp. 21-26, 2000.
- [172] W. R. A. Ibrahim, and M. M. Morcos, "Artificial Intelligence and Advanced Mathematical Tools for Power Quality Applications: A Survey," *IEEE Transactions on Power Delivery*, vol. 17, no. 2, pp. 668-673, 2002.
- [173] M. A. M. Radzi, and N. A. Rahim, "Neural Network and Bandless Hysteresis Approach to Control Switched Capacitor Active Power Filter for Reduction of Harmonics," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 5, pp. 1477-1484, 2009.

- [174] M. Popescu, A. Bitoleanu, and V. Suru, "A DSP-Based Implementation of the p-q Theory in Active Power Filtering Under Nonideal Voltage Conditions," *IEEE Transactions on Industrial Informatics* vol. 9, no. 2, pp. 880-889, 2013.
- [175] M. A. Mulla, C. Rajagopalan, and A. Chowdhury, "Hardware implementation of series hybrid active power filter using a novel control strategy based on generalised instantaneous power theory," *IET Power Electronics*, vol. 6, no. 3, pp. 592-600, 2013.
- [176] S. Senini, and P. J. Wolfs, "Analysis and Design of a Multiple-Loop Control System for a Hybrid Active Filter," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 6, pp. 1283-1292, 2002.
- [177] S. K. Chauhan, M. C. Shah, R. R. Tiwari, and P. N. Tekwani, "Analysis, Design and Digital Implementation of a Shunt Active Power Filter with Different Schemes of Reference Current Generation," *IET Power Electronics*, vol. 7, no. 3, pp. 627-639, 2014.
- [178] C. H. Ng, K. Busawon, G. A. Putrus, and L. Ran, "Fast-individual-harmonic-extraction technique," *IEE Proceedings on Generation, Transmission and Distribution*, vol. 152, no. 4, pp. 556-562, 2005.
- [179] P. Dey, and S. Mekhilef, "Synchronous reference frame based control technique for shunt hybrid active power filter under non-ideal voltage," in *Innovative Smart Grid Technologies - Asia (ISGT Asia)*, Kuala Lumpur, Malaysia, pp. 481-486, 2014.
- [180] S. Sujitjorn, K.-L. Areerak, and T. Kulworawanichpong, "The DQ Axis With Fourier (DQF) Method for Harmonic Identification," *IEEE Transactions on Power Delivery*, vol. 22, no. 1, pp. 737-739, 2007.
- [181] K.-L. Areerak, and K.-N. Areerak, "The comparison Study of Harmonic Detection Methods for Shunt Active Power Filters," *World Academy of Science, Engineering and Technology*, vol. 4, no. 10, pp. 204-209, 2010.
- [182] S. S. Wamane, J. R. Baviskar, and S. R. Wagh, "A Comparative Study on Compensating Current Generation Algorithms for Shunt Active Filter under Non-linear Load Conditions," *International Journal of Scientific and Research Publications*, vol. 3, no. 6, pp. 1-6, 2013.
- [183] A. Mortezaei, C. Lute, M. G. Simoes, F. P. Marafao, and A. Boglia, "PQ, DQ and CPT control methods for shunt active compensators - A comparative study," in *Energy Conversion Congress and Exposition (ECCE)*, Pittsburgh, PA, pp. 2994-3001, 2014.
- [184] S. K. Jain, P. Agrawal, and H. O. Gupta, "Design Simulation and Experimental Investigations, on a Shunt Active Power Filter for Harmonics, and Reactive Power Compensation," *Electric Power Components and Systems*, vol. 31, no. 7, pp. 671-692, 2003.
- [185] F. Krim, "Parameters Estimation of Shunt Active Filter for Power Quality improvement," in *International Power Engineering and Optimization Conference (PEOCO)*, Shah Alam, Selangor, pp. 306-311, 2011.
- [186] J. Yao, and T. Green, "DC-link capacitors sizing for three-level neutral-point-clamped inverters in four-wire distributed generation systems," in *International Conference on Future Power Systems*, Amsterdam, pp. 1-5, 2005.
- [187] G. I. Orfanoudakis, M. A. Yuratich, and S. M. Sharkh, "Analysis of dc-link capacitor current in three-level neutral point clamped and cascaded H-bridge inverters," *IET Power Electronics*, vol. 6, no. 7, pp. 1376-1389, 2013.



- [188] J. Pou, R. Pindado, and D. Boroyevich, "Evaluation of the Low-Frequency Neutral-Point Voltage Oscillations in the Three-Level Inverter," *IEEE Transactions on Industrial Electronics*, vol. 52, no. 6, pp. 1582-1588, 2005.
- [189] S. Ponnaluri, and A. Brickwedde, "Generalized system design of active filters," in Power Electronics Specialists Conference (PESC) Vancouver, BC, pp. 1414-1419, 2001.
- [190] S. P. Diwan, H. P. Inamdar, and A. P. Vaidya, "Simulation Studies of Shunt Passive Harmonic Filters: Six Pulse Rectifier Load Power Factor Improvement and Harmonic Control " *ACEEE International Journal on Electrical and Power Engineering*, vol. 2, no. 1, pp. 1-6, 2011.
- [191] Y. Tang, P. C. Loh, P. Wang, F. H. Choo, F. Gao, and F. Blaabjerg, "Design, Control, and Implementation of LCL-FilterBased Shunt Active Power Filters " in IEEE Applied Power Electronics Conference and Exposition (APEC) Fort Worth, TX, pp. 98-105, 2011.
- [192] Y. Y. Soo, and J. C. Myung, "Stability analysis of a fuzzy logic controller for an uncertain dynamic system," in Proceedings of the Third IEEE Conference on Fuzzy Systems, Orlando, FL, pp. 1028-1034, 1994.
- [193] M. Tamilvani, K. Nithya, M. Srinivasan, and S.U. Prabha, "Harmonic Reduction in Variable Frequency Drives Using Active Power Filter," *Bulletin of Electrical Engineering and Informatics*, vol. 3, no. 2, pp. 119-126, 2014.
- [194] S. Rahmani, A. Hamadi, N. Mendalek, and K. Al-Haddad, "A New Control Technique for Three-Phase Shunt Hybrid Power Filter," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 8, pp. 2904-2915, 2009.