

# **UNIVERSITI PUTRA MALAYSIA**

# DESIGN OF A WIDE-RANGE CMOS DIGITAL DELAY LINE WITH SUB-PICOSECOND JITTER FOR IMAGE SENSOR APPLICATIONS

**BILAL ISAM ABDULRAZZAQ** 

FK 2016 22



# DESIGN OF A WIDE-RANGE CMOS DIGITAL DELAY LINE WITH SUB-PICOSECOND JITTER FOR IMAGE SENSOR APPLICATIONS

By

**BILAL ISAM ABDULRAZZAQ** 

Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia, in Fulfillment of the Requirements for the Degree of Doctor of Philosophy

September 2016



## COPYRIGHT

All material contained within the thesis, including without limitation text, logos, icons, photographs and all other artwork, is copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from the copyright holder. Commercial use of material may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright © Universiti Putra Malaysia



## DEDICATION

To the memory of my mother and my beloved father for their love and endless support,

My beloved brothers (Sinan, Mustafa, and Anas), The Shoulders to Lean On

My lovely wife, My Soul Mate, for her patience and encouragement,

My beloved daughters (Lamees and Fatima), The Reasons to Get Through Another Day.

My Supervisor,

All my Supervisory Committee,

All of My Friends,

My beloved first and second country Iraq and Malaysia "Without Your Support and Encouragement, My Success Wouldn't Have Been Possible." Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment of the requirement for the Degree of Doctor of Philosophy

## DESIGN OF A WIDE-RANGE CMOS DIGITAL DELAY LINE WITH SUB-PICOSECOND JITTER FOR IMAGE SENSOR APPLICATIONS

By

## **BILAL ISAM ABDULRAZZAQ**

#### September 2016

Chairman Faculty

:

: Izhal Abdul Halin, PhD Engineering

Development of high-performance CMOS delay lines is becoming a crucial necessity for many advanced applications such as high-speed computer memory controllers and advanced time-resolved image sensors such as Time-of-Flight (ToF) image sensors and Fluorescence Lifetime Imaging Microscopy (FLIM) image sensors that would benefit from having a high-performance delay line integrated along with the system as a SoC solution. In this thesis, a 3-stage architecture CMOS digital delay line is proposed, designed, and analysed for generating picosecondresolution delay steps, microsecond delay range, and at a sub-picosecond jitter performance.

To achieve wide delay range with fine-linear delay steps, a 3-stage circuit is proposed. In the first stage, a new 10-bit counter-based circuit is developed to allow a delay range of up to 2µs in steps of 2ns. The coarse delay output of this stage is fed to a medium-resolution second stage. The second stage uses a typical tapped-delay line topology that exploits the propagation delay of stacked logic circuits to generate medium-resolution delay steps. This stage generates a delay range of 2ns with steps of 65ps. This stage is used to interpolate between the coarse-resolution delay steps generated in the first stage. The output of this stage is then fed to a third stage designed using a Delay-Locked Loop (DLL) circuit with a new charge resetting technique. The charge pump of the DLL is reset by a specialized circuit designed to trigger using the input signal that is to be delayed. A small-signal model of the proposed circuit along with analytical modeling are presented to show the relationship between the DLL's internal control voltage and output fine time delay steps. The delay range generated for this last and third stage is 70ps with a step of 1ps. This fine delay stage is used to interpolate between the medium-resolution delay steps generated in the second stage. The output of the entire delay line is read at the output of this final stage.



The delay specifications for the 3-stage CMOS digital delay line in this work are confirmed by simulation using a standard 0.13 $\mu$ m Silterra CMOS process. Apart from the mentioned delay specifications, analyses show that the Integral-Non Linearity (INL) of the first stage, second stage, and third stage is 0.13LSB, 1.94LSB, and 1.7LSB, respectively. The jitter performance at the output of the third stage is only 0.39ps RMS. The total power consumption of the full implemented 3-stage CMOS digital delay line circuit is only 2.7  $\mu$ W. The active layout area of this delay line is approximately (285×220)  $\mu$ m<sup>2</sup> making it suitable to be integrated as a SoC solution for chips that may require high-delay specifications.



Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk Ijazah Doktor Falsafah

## REKABENTUK TALIAN LAMBATAN CMOS BERJARAK JAUH DENGAN KETARAN WAKTU SUB-PIKO SAAT UNTUK PENGAPLIKASI SENSOR IMEJ

Oleh

#### **BILAL ISAM ABDULRAZZAQ**

#### September 2016

Pengerusi Fakulti : Izhal Abdul Halin, PhD : Kejuruteraan

Keperluan talian lambatan masa berprestasi tinggi menjadi semakin penting untuk aplikasi termaju seperti pengawal memori komputer berkelajuan tinggi dan penderia imej kawalan masa termaju seperti penderia imej masa penerbangan dan penderia imej jangkahayat fluorescene di mana sistem-sistem ini mendapat manfaat besar apabila diintegrasi dengan talian lambatan masa tersebut dalam sesebuah penyelesaian SoC. Dalam tesis ini, sebuah talian lambatan masa CMOS 3-tahap dicadangkan, direkabentuk dan dianalisa untuk menghasilkan langkah lambatan masa piko-saat, jarak lambatan masa mikro-saat dengan kejituan masa sub-piko-saat.

Rekabentuk 3-tahap dicadangkan untuk menghasilkan jarak lambatan masa panjang dengan langkah lambatan masa halus. Tahap pertama menonjolkan rekabantuk litar baru yang berdasarkan litar pembilang digit 10-bit untuk menghasilkan jarak lambatan 2µs dengan langkah lambatan 2ns. Keluaran lambatan masa yang kasar di tahap ini digunakan sebagai masukan untuk tahap kedua yang lebih halus lambatan masanya. Tahap kedua pula menggunakan topologi litar biasa di mana lengah perambatan litar-litar lojik digunakan untuk menghasilkan lambatan masa beresolusi separa halus. Tahap kedua ini menghasilakn jarak lambatan 2ns dengan langkah lambatan 65ps. Keluaran tahap ini digunakan untuk menginterpolasi langkah lambatan masa kasar yang dihasilkan oleh tahap pertama. Keluaran tahap kedua ini pula digunakan sebagai masukan untuk tahap ketiga yang direkabentuk menggunakan sebuah DLL yang beroperasi dengan baru yang diperkenalkan iaitu kaedah set-semula cas. Pam cas DLL tersebut disambungkan kepada sebuah litar penyahcas baru yang digera menggunakan isyarat masukan yang hendak dilambatkan. Sebuah model isyarat kecil litar tersebut dan analisis matematiknya dipersembahkan untuk menunjukkan hubungan di antara voltan kawalan dalaman DLL tersebut dengan keluaran langkah lambatan masa halus yang terhasil. Jarak lambatan yang dihasilkan oleh tahap ini adalah 70ps dengan langkah 1ps. Langkah lambatan masa halus ini digunakan untuk menginterpolasi antara masa langkah

iii

lambatan yang dihasilkan oleh tahap kedua yang separa halus. Keluaran litar lambatan keseluruhan diperolehi dari keluaran tahap ketiga ini.

Spesifikasi lambatan masa untuk litar 3-tahap ini disahkan dengan simulasi litar proses CMOS Silterra 0.13µm. Selain dari spesifikasi lambatan masa, analisa data simulasi menunjukkan INL untuk tahap pertama, kedua dan ketiga adalah masing-masing 0.13LSB, 1.94LSB, dan 1.7LSB. Prestasi ketaran untuk tahap ketiga pula memberi kejituan yang bernilai 0.39ps RMS. Penggunaan kuasa keseluruhan pula hanyalah 2.7 µW. Luas kawasan aktif litar keseluruhannya pula hanyalah (285 220) µm<sup>2</sup> menjadikan litar ini sesuai diintegrasi dalam mana-mana chip sebagai penyelesaian SoC yang memerlukan spesifikasi lambatan masa setinggi ini.



#### ACKNOWLEDGEMENTS

I would like to express my deepest thanks and gratitude to my supervisor Senior Lecturer Dr. Izhal Abdul Halin for his guidance, suggestions, and encouragement throughout this work. I have benefited from his deep knowledge and instructions on research. Without his support and assistance, this work would not be finished.

I would like to convey thanks and gratitude to my co-supervisors Dr. Roslina Mohd. Sidek and Dr. Suhaidi Shafie for their support, guidance, and help. Also, I would like to thank my co-supervisor Dr. Lini Lee for her valuable comments and help on this research.

I would like to extend my thanks to all the academic and administrative staff of Universiti Putra Malaysia for their help. Thanks and gratitude are extended to all my friends and colleagues for their support.

I am deeply grateful to my wife for her valuable help that she provided during my study. Also, I extend my deepest thanks and special appreciation to my daughters for their patience and support.

Finally, I would like to express my most affectionate thanks and gratitude to my brother Mustafa for his encouragement and great support throughout my whole study.

I certify that a Thesis Examination Committee has met on 9 September 2016 to conduct the final examination of Bilal Isam Abdulrazzaq on his thesis entitled "Design of a Wide-Range CMOS Digital Delay Line with Sub-Picosecond Jitter for Image Sensor Applications" in accordance with the Universities and University Colleges Act 1971 and the Constitution of the Universiti Putra Malaysia [P.U.(A) 106] 15 March 1998. The Committee recommends that the student be awarded the Doctor of Philosophy.

Members of the Thesis Examination Committee were as follows:

#### Mohd Nizar bin Hamidon, PhD Associate Professor

Institute of Advance Technology Universiti Putra Malaysia

Noor Ain Kamsani, PhD Senior Lecturer Faculty of Engineering Universiti Putra Malaysia (Internal Examiner)

#### Fakhrul Zaman bin Rokhani, PhD

Senior Lecturer Faculty of Engineering Universiti Putra Malaysia (Internal Examiner)

## Ali Abbas Ali, PhD

Professor Isra University Jordan (External Examiner)

NOR AINI AB. SHUKOR, PhD Professor and Deputy Dean School of Graduate Studies Universiti Putra Malaysia

Date: 3 November 2016

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfillment of the requirement for the degree of Doctor of Philosophy. The members of the Supervisory Committee were as follows:

## Izhal Abdul Halin, PhD

Senior Lecturer Faculty of Engineering Universiti Putra Malaysia (Chairman)

## **Roslina Mohd. Sidek, PhD** Associate Professor Faculty of Engineering Universiti Putra Malaysia

(Member)

# Suhaidi Shafie, PhD

Associate Professor Faculty of Engineering Universiti Putra Malaysia (Member)

## Lini Lee, PhD

Senior Lecturer Faculty of Engineering Multimedia Universiti (Member)

# **BUJANG BIN KIM HUAT, PhD**

Professor and Dean School of Graduate Studies Universiti Putra Malaysia

Date:

## **Declaration by graduate student**

I hereby confirm that:

- this thesis is my original work;
- quotations, illustrations and citations have been duly referenced;
- this thesis has not been submitted previously or concurrently for any other degree at any institutions;
- intellectual property from the thesis and copyright of thesis are fully-owned by Universiti Putra Malaysia, as according to the Universiti Putra Malaysia (Research) Rules 2012;
- written permission must be obtained from supervisor and the office of Deputy Vice-Chancellor (Research and innovation) before thesis is published (in the form of written, printed or in electronic form) including books, journals, modules, proceedings, popular writings, seminar papers, manuscripts, posters, reports, lecture notes, learning modules or any other materials as stated in the Universiti Putra Malaysia (Research) Rules 2012;
- there is no plagiarism or data falsification/fabrication in the thesis, and scholarly integrity is upheld as according to the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) and the Universiti Putra Malaysia (Research) Rules 2012. The thesis has undergone plagiarism detection software

Signature:	Date:
0	

Name and Matric No.: Bilal Isam Abdulrazzaq, GS37474

# **Declaration by Members of Supervisory Committee**

This is to confirm that:

- the research conducted and the writing of this thesis was under our supervision;
- supervision responsibilities as stated in the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) were adhered to.

Signature: Name of Chairman of Supervisory Committee:	Dr. Izhal Abdul Halin
Signature: Name of Member of Supervisory Committee:	Associate Professor Dr. Roslina Mohd. Sidek
Signature: Name of Member of Supervisory Committee:	Associate Professor Dr. Suhaidi Shafie
Signature: Name of Member of Supervisory Committee:	Dr. Lini Lee

ABSTRACT	i
ABSTRAK	iii
ACKNOWLEDGEMENTS	V
APPROVAL	vi
DECLARATION	viii
LIST OF TABLES	xii
LIST OF FIGURES	xiii
LIST OF ABBREVIATIONS	xvii
LIST OF SYMBOLS	XX

## CHAPTER

1	INTI	RODUCTION	1
	1.1	Research background	1
	1.2	Limitations of CMOS Delay Lines	3
	1.3	Problem statements	4
	1.4	Research aim and objectives	4
	1.5	Research scope	5
	1.6	Thesis organization	5
2	LITE	ERATURE REVIEW	7
	2.1	CMOS delay line circuit architecture	7
		2.1.1 Tapped-Delay Line (TDL) Architecture	9
		2.1.2 Single-Output Delay Line Architecture	11
	2.2	Analog-tunable delay elements	12
	2.3	Digitally-controlled delay elements	16
	2.4	Effects of CMOS technology scaling on delay lines	19
		2.4.1 CMOS technology scaling and delay resolution	19
		2.4.2 Interfoundry variations of propagation delay	21
		2.4.3 Effects of interconnect scaling on delay resolution	24
	2.5	Process and environmental (PVT) variations effects on	26
		delay line performance	
		2.5.1 Process variations	27
		2.5.2 Environmental (power supply voltage and	32
		temperature) variations	
	2.6	Noise and jitter of CMOS delay lines	33
		2.6.1 Noise of CMOS delay lines	32
		2.6.2 Jitter of CMOS delay lines	34
	2.7	Delay-Locked Loop (DLL) circuits	36
		2.7.1 Analog DLLs	38
		2.7.2 Digital DLLs	41
	2.8	Phase-Locked Loop (PLL) circuits	42
	2.9	Critical review and performance trade-off of CMOS delay	43
		lines	
	2.10	Summary and conclusion	47

3	MET	HODO	LOGY		49
	3.1	Propos	sed 3-stag	ge Digital Delay Line Strategy	49
	3.2	3-stage	e Archited	cture CMOS Digital Delay Line	52
		3.2.1	Coarse-l	Resolution Delay Line (CRDL) stage:	53
			synchron	nous counters	
			3.2.1.1	Trigger Generator circuit	54
			3.2.1.2	Delay Generator circuit	55
			3.2.1.3	Duty-Cycle Controller circuit	57
		3.2.2	Medium	-Resolution Delay Line (MRDL) stage:	59
		5.2.2	Tapped-	Delay Line (TDL)	57
		323	Fine-Re	solution Delay Line (FRDL) stage: Delay-	61
		5.2.5	I nie Re	Loon (DLL)	01
			3 2 3 1	Voltage Controlled Delay Line (VCDL)	62
			5.2.5.1	design	02
			2 7 2 7	Rhase Detector design	62
			3.2.3.2	Charge Dump and Canaditor Deset Circuit	62
			5.2.5.5	(CDC) based loop filter design	05
	22	Comm		(CRC)-based loop litter design	71
	5.5 2.4	Comp		is digital delay line design	/1 72
	5.4	Summ	ary		15
4	DESI	TT TS		CUSSION	74
-	<b>A</b> 1	3_stag		Digital Delay Line	74
	7.1	A = 1 = 1	Coarse	Pasolution Delay Line (CPDL) stage	74
		4.1.1	Modium	Posolution Delay Line (MPDI) stage	20 20
		4.1.2	Fine Do	solution Delay Line (FPDL) stage	80 84
	4.2	4.1.5	rine-Ke	hin layout	04
	4.Z	Summ	ory	inp layout	94
	4.5	Summ	ary		90
5	CON	CLUSI	ONS AN	D FUTURE WORK	101
-	5.1	Summ	arv and c	onclusions	101
	5.2	List of	contribu	tions	102
	5.3	Recon	mendatio	ons for future work	103
REFER	RENCE	ES			104
APPEN	DICE	S			115
BIODA	TA O	F STUI	DENT		122
LIST O	F PUE	BLICA	ΓIONS		123

# LIST OF TABLES

Table		Page
2.1	Delay resolution and delay range for the main delay line types	44
2.2	Various 0.35µm CMOS delay lines specifications	44
3.1	Specifications of the input signal	50
4.1	Shift register bits and delay stage input word mapping	97
4.2	Specifications of the proposed CMOS digital delay line circuit	98
4.3	Performance comparison of this work with other reported CMOS delay lines	99

C

# LIST OF FIGURES

Figure		Page
1.1	Programmable delay lines (a) with a true input signal (b) with a trigger reference pulse	2
1.2	Application of a delay line as a synchronization circuit	3
2.1	DCDL's transfer function [13]	8
2.2	Inverter Chain delay line [23]	9
2.3	A tapped (fixed) delay line (a) schematic diagram (b) timing diagram [25]	10
2.4	Inverter network delay line [25]	11
2.5	A delay line based on delay differences with sub-gate delay resolution (a) schematic diagram (b) timing diagram [36]	12
2.6	Delay-tuning strategies: (a) drive-strength changing strategy (b) load-increasing strategy [18, 31]	13
2.7	Analog differential buffer delay element [35]	14
2.8	MOS diode-based delay element [16]	15
2.9	Tunable logic gates delay element based on supply modulation [42]	15
2.10	CMOS Thyristor-based delay element [28]	16
2.11	An SCI-based delay element [25]	16
2.12	A CSI-based delay element [14]	17
2.13	2×16 Inverter matrix-based delay element [25]	18
2.14	A differential (variable-resistor array) delay element [49]	18
2.15	Predicted inverter propagation delay versus minimum feature gate length provided by BPTM for different CMOS processes [59]	22
2.16	Inverter propagation delay versus minimum feature gate length for different foundries [60-68]	22
2.17	Comparison between the proposed IIPDPT model and BPTM for different DSM CMOS processes	23

2.18	Inverter propagation delay variation for different DSM CMOS processes	24
2.19	RC- $\pi$ model of interconnect loads [69]	25
2.20	Interconnect array with various binary-weighted interconnect widths	25
2.21	A classification of the main process variations found in CMOS delay lines	28
2.22	Jitter due to intra-die/local process variations	28
2.23	Illustration of the DNL for a CMOS delay line [75]	30
2.24	Illustration of the <i>INL</i> for a CMOS delay line [76]	30
2.25	A classification of the main noise sources found in CMOS delay lines	34
2.26	Illustration of the three jitter types [84, 85]	35
2.27	Analog Delay-Locked Loop architecture [94]	38
2.28	A conventional charge pump with a loop filter [98]	40
2.29	Total jitter of a conventional analog DLL and its sources	41
2.30	Digital Delay-Locked Loop Architecture [94]	42
2.31	Phase-Locked Loop architecture [97]	43
2.32	Simplified block diagram of a 2-Stage architecture CMOS delay line, where the "1 <sup>st</sup> Stage" is usually used for the wide-delay range generation and the "2 <sup>nd</sup> Stage" for the fine-resolution delay steps generation	45
3.1	Research strategy stages	49
3.2	Simplified block diagram and operation of the proposed CMOS digital delay line	51
3.3	Simplified CRDL stage (a) block diagram (b) timing diagram	53
3.4	Input-pulse Trigger Generator circuit (a) schematic diagram (b) detailed timing diagram	54
3.5	Delay Generator circuit (a) schematic diagram (b) detailed timing diagram	55

3.6	A 10-bit network of CMOS switches	56
3.7	A 10-bit STOP-Pulse Decoder	56
3.8	Duty-Cycle Controller circuit (a) schematic diagram (b) detailed timing diagram	58
3.9	Simplified MRDL stage (a) schematic diagram (b) input-output timing relationship diagram	59
3.10	Complete proposed DLL architecture schematic	61
3.11	VCDL's delay cell schematic followed by uncontrolled-delay cell	62
3.12	XOR-based Phase Detector schematic	63
3.13	Charge pump with the proposed Capacitor-Reset Circuit (CRC)	64
3.14	Small-signal model of DLL's charge pump with the CRC loop filter	65
3.15	Error charge accumulation in loop filter's capacitor (a) without CRC (b) with CRC	68
3.16	Simple Pulse-Width Generator (PWG) circuit	69
3.17	Timing diagram showing how the reset signal activation is synchronized with the input reference pulse	69
3.18	Flowchart summarizing the proposed fine delay range extension technique	70
3.19	Simplified complete CMOS digital delay line with full digital control (a) block diagram (b) input-output timing relationship diagram	71
4.1	Maximum range and minimum step of the CRDL stage	75
4.2	Simulation results for different pulse widths and coarse delay ranges for Coarse-Resolution Delay Line's output signal	76
4.3	Output coarse time delay, $T_{dC}$ , versus input digital delay code	77
4.4	Coarse-Resolution Delay Line (CRDL) linearity (a) <i>DNL</i> versus delay code (b) <i>INL</i> versus delay code	78
4.5	Maximum CRDL delay range versus (a) process corners (b) temperature and supply voltage variations	79
4.6	Maximum range and minimum step of the MRDL stage	80

4.7	Output medium time delay, $T_{dM}$ , versus tap number	81
4.8	Medium-Resolution Delay Line (MRDL) linearity (a) <i>DNL</i> versus tap number (b) <i>INL</i> versus tap number	82
4.9	Maximum MRDL delay range versus (a) process corners (b) temperature and supply voltage variations	83
4.10	Charge pump's charging current, $I_3$ , versus control voltage, $V_{bp}$	84
4.11	$r_{ds3}$ versus control voltage, $V_{bp}$	85
4.12	Maximum range and minimum step of the FRDL stage	86
4.13	Difference in discharge rates for two cases (a) without CRC (b) with CRC	87
4.14	Output fine time delay, $T_{dF}$ , versus control voltage, $V_{bp}$	88
4.15	Fine-Resolution Delay Line (FRDL) linearity (a) <i>DNL</i> versus delay step number (b) <i>INL</i> versus delay step number	89
4.16	Maximum FRDL delay range versus (a) process corners (b) temperature and supply voltage variations	90
4.17	Period jitter of the DLL's fine time delay (a) RMS versus $T_{dF}$ (b) peak-peak versus $T_{dF}$	91
4.18	DLL's output jitter histogram	92
4.19	RMS period jitter versus (a) process corners (b) temperature and supply voltage variations	93
4.20	CRDL stage's layout	95
4.21	MRDL stage's layout	95
4.22	FRDL stage's layout	96
4.23	Complete 3-stage architecture CMOS digital delay line's layout	97

# LIST OF ABBREVIATIONS

	ADC	Analog-to-Digital Converter
	BCD	Binary-Coded-Decimal
	BJT	Bipolar Junction Transistor
	BPTM	Berkeley Predictive Technology Model
	CDR	Clock-Data Recovery
	CLK	Clock
	CMOS	Complementary Metal Oxide Semiconductor
	СМР	Comparator
	СР	Charge Pump
	CRC	Capacitor-Reset Circuit
	CRDL	Coarse-Resolution Delay Line
	CSI	Current-Starved Inverter
	DA	Design Architect
	DAC	Digital-to-Analog Converter
	DCD	Duty-Cycle Distortion
	DCDL	Digitally-Controlled Delay Line
	DDC	Differential Delay Cell
	DLL	Delay-Locked Loop
	DNL	Differential-Non-Linearity
	DR	Delay Range
	DS	Delay Step
	DSM	Deep Sub-Micron
	DTC	Digital-to-Time Converter
	EMI	Electromagnetic Interference

	FF	Fast-Fast process corner
	FRDL	Fine-Resolution Delay Line
	FS	Fast-Slow
	FSM	Finite-State Machine
	G.CLK	Gated clock
	HCI	Hot-Carrier Injection
	IC	Integrated Circuit
	IIPDPT	Interfoundry Inverter Propagation Delay with Process Technology
	INL	Integral-Non-Linearity
	LF	Loop Filter
	LSB	Least-Significant Bit
	MRDL	Medium-Resolution Delay Line
	NBTI	Negative Bias Temperature Instability
	nMOS	negative Metal Oxide Semiconductor
	PD	Phase Detector
	PFD	Phase Frequency Detector
	PLL	Phase-Locked Loop
	pMOS	positive Metal Oxide Semiconductor
	P-P	Peak-to-Peak
	PS	Phase Selector
	PSRR	Power Supply Rejection Ratio
	PVT	Process, Voltage, and Temperature
	RMS	Root-Mean Square
	RST	Reset
	SCI	Shunt-Capacitor Inverter
		xviii

Slow-Fast process corner
System-on-Chip
Set-Reset flip flop
Slow-Slow process corner
Standard deviation
Time-to-Digital Converter
Time-Dependent Dielectric Breakdown
Tapped-Delay Line
Time-Interval Measurement
Time-of-Flight
Typical-Typical process corner
Ultra-Deep Sub-Micron
Voltage-Controlled Delay Line
Voltage-Controlled Oscillator
Vernier-Delay Line
Very-Large Scale Integration

(G)

# LIST OF SYMBOLS

L	Transistor channel length
W	Transistor channel width
$C_L$	Load capacitance
$V_{DD}$	Supply voltage
μ	Carrier mobility
Cox	Gate-oxide capacitance
V <sub>TH</sub>	Threshold voltage
α	Technology parameter used to express the carrier-velocity saturation effect
Io	Initial value of the controlling current
$\Delta I$	Change in controlling current
$ au_D$	Time delay
$\Delta  au_D$	Change in time delay
$V_{bp}$	pMOS bias voltage
<i>v</i> <sub>c</sub>	Control voltage
t <sub>T</sub>	Input waveform transition time
I <sub>D</sub>	Drain current
V <sub>GS</sub>	Gate-to-source voltage
T <sub>ox</sub>	Gate-oxide thickness
E <sub>ox</sub>	Oxide permittivity
I <sub>Dsat</sub>	Drain saturation current
$\mu_n$	Carrier mobility for nMOS electrons
$\mu_p$	Carrier mobility for pMOS holes
$\sigma^2_{_{T_{pd}}}$	Variance of propagation delay

	$R_w$	Interconnect resistance
	Т	Time constant
	ρ	Resistivity
	w	Width of the interconnect
	t	Thickness of the interconnect
	l	Length of the interconnect
	$V_{thermal,rms}$	RMS voltage of the thermal noise
	K <sub>B</sub>	Boltzmann constant
	T	Absolute temperature
	$\Delta f$	Bandwidth
	$T_u$	Absolute resolution
	$t_{d,n}$	Time delay of the <i>n</i> th delay element
	З	Delay error
	$t_{d,n}$	Delay step position
	$S_{V_{DD}}^{ au_D}$	Delay sensitivity to supply voltage fluctuations
	$\Delta V_{DD}$	Supply voltage variation
	T <sub>r</sub>	Room temperature
	t <sub>d,N</sub>	Time delay at the end of the CMOS delay line
	η	Delay shift induced by noise error
	$\Delta T_{abs}$	Absolute/long-term jitter
	$\Delta T_c$	Cycle jitter
	$\Delta T_{c-c}$	Cycle-to-cycle jitter
	$D_{VCDL(min)}$	Minimum VCDL delay
	$D_{VCDL(max)}$	Maximum VCDL delay

	T <sub>ref</sub>	Period of the input reference signal
	$\sigma\left(\Delta d_{VCDL}^2\right)$	Total timing error variance of the total VCDL
	$\sigma(\Delta d^2)$	Timing error variance of the unit delay element
	I <sub>CP</sub>	Charge pump current
	$K_d$	Delay element gain
	$C_{f}$	Capacitance of the loop filter's capacitor
	$\phi_{offset}$	Undesired phase shift
	$\Delta t_{on}$	Pulse-width of the UP or DOWN pulse from the phase detector
	$\Delta i$	Current mismatch
	$T_C$	Cycle period
	P <sub>IN</sub>	Input signal to the Trigger Generator circuit
	P <sub>D</sub>	Output delayed signal from the Delay Generator circuit
	$T_{dC}$	Coarse time delay
	$T_W$	Pulse width of the output delayed signal
	P <sub>OUT1</sub>	Output signal from CRDL stage
	P <sub>OUT1,int</sub>	Output signal from CRDL stage delayed by the intrinsic delay of the CRDL's building blocks
	P <sub>OUT1,min</sub>	Output signal from CRDL stage delayed by the minimum coarse delay step
	P <sub>OUT1,max</sub>	Output signal from CRDL stage delayed by the maximum coarse delay range
	TRG_P'	Output signal from Trigger Generator circuit
	STOP_P <sub>D</sub>	Stop pulse of the Delay Generator circuit
	$DS_{C,min}$	Minimum coarse delay step
	$DR_{C,max}$	Maximum coarse delay range
	$f_{clock}$	Frequency of the counter clock

	2 <sup>counter,bits–no.</sup>	2 powered to the counter bit-number
	STOP_P <sub>D</sub>	Stop pulse of the Duty-Cycle Controller circuit
	$T_{W,max}$	Maximum pulse width of the output delayed signal
	$DS_{M,min}$	Minimum medium delay step
	P <sub>OUT2</sub>	Output signal from MRDL stage
	P <sub>OUT2,min</sub>	Output signal from MRDL stage delayed by the minimum medium delay step
	P <sub>OUT2,max</sub>	Output signal from MRDL stage delayed by the maximum
		medium delay range Maximum medium delay range
	DR <sub>M,max</sub>	
	Ν	Number of delay stages
	$DS_{F,min}$	Minimum fine delay step
	$DR_{F,max}$	Maximum fine delay range
	P <sub>OUT</sub>	Output signal from FRDL stage
	P <sub>OUT,nom</sub>	Output signal from FRDL stage delayed by the nominal delay of the DLL
	P <sub>OUT,min</sub>	Output signal from FRDL stage delayed by the minimum fine delay step
	P <sub>OUT,max</sub>	Output signal from FRDL stage delayed by the maximum fine delay range
	φ <sub>R</sub>	Reset pulse
	$ au_R$	Time constant of the loop filter
	$v_0$	Initial voltage across the loop filter's capacitor
	8m	Transistor transconductance
	<i>r</i> <sub>ds</sub>	Drain-to-source resistance
	$\Delta g_m$	Change in transconductance

$\Delta r_{ds}$	Change in drain-to-source resistance
$T_{dM}$	Medium time delay
$T_{dF}$	Fine time delay
<i>K<sub>VCDL</sub></i>	Gain of the VCDL
$\Delta d_{VCDL}$	Jitter caused by the VCDL
$\Delta d_{dC}$	Jitter generated from the CRDL stage
$\Delta d_{dM}$	Jitter generated from the MRDL stage
$\Delta d_{dF}$	Jitter generated from the FRDL stage
$\Delta R$	Change in the resistance
$\Delta t$	Difference between different discharging times
T <sub>discharge,min</sub>	Minimum discharging time
T <sub>discharge,max</sub>	Maximum discharging time
$t_{charge,min}$	Minimum charging time
$t_{charge,max}$	Maximum charging time
T <sub>d,tot</sub>	Total time delay

 $\overline{O}$ 

### **CHAPTER 1**

### INTRODUCTION

This chapter presents an introduction of the work carried out. A background on time management circuits is first presented with a focus on the importance of these circuits in science and industry applications. Then, a section on the limitations of conventional CMOS delay lines is presented, which explains how the problem statements have been formed as a result of the drawbacks found in the contemporary available CMOS delay lines. Subsequently, the research problem statements are listed in detail before presenting the research aim and objectives. To conclude this chapter, the research scope is discussed, followed by the thesis organization.

### 1.1 Research background

Time delay circuits, sometimes called time management circuits, serve the purpose of controlling the time difference between clocks or other pulses by adding/eliminating a pre-specified time delay. Moreover, depending on their application, these circuits can also be designed to control the duty cycle of an input pulse [1]. Time delay circuits are characterized by their delay range, delay step, and jitter performance. The delay range is the maximum time a signal can be delayed, while the delay step is a measure of the finest incremental time step a time delay circuit can produce. On the other hand, jitter is the time uncertainty in an output delayed signal and directly affects the smallest delay step [2-4].

There are two types of delay lines summarized in Figure 1.1. The first type shown in Figure 1.1 (a) delays a true input signal by an amount  $\tau_D$ . The value of  $\tau_D$  can be programmed by a digital word. The second type of delay lines is shown in Figure 1.1 (b). This type uses an input trigger pulse and a Trigger Generator (TG) circuit to generate an output delayed signal. The output time delay is measured from the rising edge of the input trigger pulse to the rising edge of the output pulse. PW is used to control the pulse width of the output delayed pulse [1,5].



Figure 1.1 : Programmable delay lines (a) with a true input signal. (b) with a trigger reference pulse.

In this work, the second type of delay lines shown in Figure 1.1 (b) is studied for application in a Fluorescence Lifetime Imaging Microscopy (FLIM) image sensor.

FLIM CMOS image sensors are used to capture biological cell images without the use of staining chemicals. They work by illuminating a short light pulse on the cell which will in turn produce bio-fluorescence light that is captured by pixels of the sensor. Since this bio-fluorescence light decays exponentially over a period of 1 $\mu$ s, the pixel exposure time window is synchronized with the light pulse source and moved in fine-resolution delay increments over a delay range of 1 $\mu$ s, enabling many images related to sections of the decaying light samples to be obtained by the pixel for image construction. Currently, the experimental setup for imaging uses an external CMOS digital delay line for shifting the imaging window. However, it is desirable to integrate the delay line as a part of the image sensor system that can easily be packaged as a compact camera [6].

Time-of-Flight (ToF) range image sensors acquire range images of a scene by using a ToF light source synchronized with the imagers capture window. They work by measuring the time-of-flight a light signal, emitted from the ToF light that is in-line with the ToF sensor, takes to travel to and from objects in a scene back to the sensor. In quantifying ToF sensors, delay lines are used to vary the delay of a ToF light source that back-reflects the light signal on a fixed white surface. Delay lines are used to delay the ToF light source in order to mimic objects at different distances even though a white fixed board is used. This technique considerably simplifies the measurement setup and process [7,8]. As ToF sensors are constantly evolving to measure micrometric-resolution distance within metric-range distance [9], delay lines should also be redesigned for picosecond and microsecond-range delays. CMOS delay lines are also used in on-chip time measurements and the synchronization of a CPU with its interfaces [10,11]. To illustrate the synchronization application of the delay lines, Figure 1.2 is presented which shows the location of the delay line circuit.



Figure 1.2 : Application of a delay line as a synchronization circuit.

In Figure 1.2, the function of the programmable delay line is to ensure perfect synchronization of data packets at both the transmitting and receiving ends. This is to avoid functionality failure of the system. Since CMOS technology scaling and clock speeds are continuously progressing, chip size becomes smaller and the synchronization process becomes more challenging. Accordingly, design of a single- circuit block delay line, which can be integrated with the computer memory interface, becomes a necessity.

## **1.2 Limitations of CMOS Delay Lines**

There are two main issues with conventional CMOS delay lines. The first issue is the jitter performance which is in the range of several picoseconds [12,13]. As jitter performance directly affects the finest achievable delay resolution, it is considered a crucial factor in determining the performance of delay lines [4]. Although the jitter performance of CMOS delay lines is not as fine as that of optics-based delay lines, extensive work to produce sub-picosecond jitter performance CMOS delay lines is actively undertaken by many parties due to the fact that IC-based delay lines are robust in terms of system integration and cost reduction when compared to their optical counterpart. The second issue is in realizing a delay line that has an exceptionally long delay range with fine, uniform, and linear delay steps [13]. Fineresolution solid-state circuit delay lines cannot simply be cascaded like optical delay lines because delay increments are non-linear mainly due to the complex nature of the parasitic capacitance network in the delay elements of the delay line [14]. The cascading methodology also leads to a complex PCB implementation. Thus, a single chip solution should be developed to overcome these shortcomings.



## **1.3 Problem statements**

As CMOS technology continuously evolves and the operating frequency of Integrated Circuits (ICs) constantly increases, achieving precise time managements becomes more challenging. This is due first to the reduced timing margins between signals within ICs and second to the significantly increasing effects of the Process, supply Voltage, and Temperature (PVT) variations. The increase in operating frequencies as CMOS technology scales down causes delay resolution to degrade because of the increase in timing jitter. Although significant improvements have been realized in terms of obtaining either wide delay range such as 46ns [15] and 160ns [16], high-resolution delay steps such as 2ps [15] and 0.5ps [17], or remarkable jitter performance such as 0.1ps RMS [18] and 0.03ps RMS [19], these improvements may not satisfy the growing needs of today's and future's SoC applications. This is attributed to the fact that SoC applications, such as high-speed computer memories [20], on-chip time measurements [18] and time-dependent image sensors [6], require all the aforementioned high-delay specifications to be integrated together in one single-circuit block [13].

Through literature review presented in Chapter 2, it is concluded that there is a trade-off between delay range and delay resolution. The longer the maximum delay allowed by a circuit, the larger the steps are. For FLIM imaging applications, this is not desirable. Therefore, there is a necessity to realize a circuit that embodies both wide delay range and high-resolution delay steps.

## 1.4 Research aim and objectives

This work aims to develop a CMOS delay line that minimizes the trade-off between wide delay range and high-resolution delay steps. The delay line will function according to Figure 1.1 (b) where the time delay is measured with respect to the rising edge of a trigger pulse and the output delayed signal, whose pulse width can be varied. Since this delay line is to be integrated with a FLIM image sensor, the targeted delay range is  $2\mu$ s with a 1ps delay step. The jitter performance should be no more than 0.5ps RMS. Towards the achievement of the proposed research goals, the following objectives are to be carried out:

- 1. To investigate the circuit techniques used for obtaining both wide delay range and fine delay steps. For this, a study on the number of delay stages utilized in previous CMOS delay lines for the sake of increasing the maximum achievable delay range to the microsecond range is to be carried out.
- 2. To investigate circuit techniques for designing a coarse-resolution delay step circuit with long delay range that is not power hungry.
- 3. To investigate the circuit techniques targeted for achieving fine-resolution delay steps. This is for refining the finest achievable delay step to picosecond-resolution linear steps within a fine delay range of several tens of picosecond-linear steps.

4. To investigate minimization of Delay-Locked Loop's output jitter to subpicosecond for a fine delay range of several tens of picoseconds. This specific amount of the output jitter is set in order not to deteriorate the picosecond-resolution delay steps.

## **1.5** Research scope

To achieve the goals of this work, a 3-stage delay line topology is proposed. The idea behind this is that different stages will produce different delay range and different delay step sizes and when combined, a long-range fine-step delay line is produced. The proposed microsecond-range picosecond-step delay line is targeted for the application in FLIM image sensor whose fluorescence light's lifetime is in the microsecond range.

As a summary, the first stage is designed to produce the pulse width of the output delayed pulse as well as introduce a long delay range with coarse-uniform delay steps. The output of this stage is fed to the second stage which fine tunes the delay to medium-resolution steps. The output from the second stage serves as input to the final stage that is responsible to further fine tune the delay steps into the picosecond value and at the same time minimize jitter.

The scope of this research is limited to circuit design through analytical modeling and the use of industrial standard methodology of computer post-layout simulation for verification of the performance parameters set in the goal of this thesis. The CMOS technology used in the design of the proposed work is  $0.13\mu$ m Silterra.

## **1.6** Thesis organization

This thesis is structured into five chapters. Chapter 1 presents an overview of the research area, focusing on the problems of the contemporary available delay line architectures that motivated this work. In addition, this chapter demonstrates the problem statements, aim, objectives, and scope of the research. Chapter 2 presents a comprehensive review on the existing CMOS delay line architectures, topologies, and control techniques. The effects of CMOS technology scaling, PVT variations, and noise sources as well as jitter on CMOS delay lines are also discussed. The use of DLLs and Phase-Locked Loops (PLLs) as high-resolution delay lines is also included and the difference between them is also discussed. The most relevant reported works to this work are critically reviewed, showing the trade-off in the performance of these works. The chapter ends with highlighting the main issues that should be taken into consideration when designing a CMOS delay line circuit with high-delay specifications.

Chapter 3 gives the full description of the research methodology. The circuit designed for this work is divided into three stages. As mentioned previously, the first stage uses a novel circuit that is responsible for the generation of the maximum



delay range with coarse and uniform steps. In this stage, an input trigger pulse creates an output signal whose duty cycle and delay with respect to the trigger pulse can be programmed. The second stage interpolates the minimum-coarse delay step of the first stage. The last stage is responsible for generating the finest-resolution delay step and maintaining the output jitter in the sub-picosecond range. Detailed explanation using small-signal model is presented for better comprehension of how fine delay steps are achieved using the proprietary charge pump circuit. Analytical equations are derived to show the relationship between the proposed circuit's small-signal model control voltage and generated fine delay steps.

Chapter 4 presents the post-layout simulation results. Analysis including nonlinearity, PVT variations, and jitter is also presented and discussed.

The thesis is ended with Chapter 5 that summarizes, concludes, and presents a list of contributions of this work. Potential ideas to be pursued as future works are also suggested.

#### REFERENCES

- [1] D. Murakami and T. Kuwabara, "A digitally programmable delay line and duty cycle controller with picosecond resolution," in *Bipolar Circuits and Technology Meeting*, *1991.*, *Proceedings of the 1991*, 1991, pp. 218-221.
- [2] A. N. M. Alahmadi, "Reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier," Ph.D. Dissertation, Newcastle University, 2013.
- [3] J. Kalisz, "Review of methods for time interval measurements with picosecond resolution," *Metrologia*, vol. 41, p. 17, 2004.
- [4] T. Otsuji and N. Narumi, "A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate array," *Solid-State Circuits, IEEE Journal of,* vol. 26, pp. 806-811, 1991.
- [5] K. Sakamoto, J. McDonald, M. Swapp, and B. Weir, "A digitally programmable delay chip with picosecond resolution," in *Bipolar Circuits and Technology Meeting*, 1989., Proceedings of the 1989, 1989, pp. 295-297.
- [6] S. Kawahito, G. Baek, Z. Li, S.-M. Han, M.-W. Seo, K. Yasutomi, and K. Kagawa, "CMOS lock-in pixel image sensors with lateral electric field control for time-resolved imaging," in *Proc. Int. Image Sensor Workshop* (*IISW*), 2013, pp. 361-364.
- [7] S. Kawahito, I. A. Halin, T. Ushinaga, T. Sawada, M. Homma, and Y. Maeda, "A CMOS Time-of-Flight Range Image Sensor With Gates-on-Field-Oxide Structure," *IEEE Sensors Journal*, vol. 7, pp. 1578-1586, 2007.
- [8] I. A. Halin, A. u. Din, I. b. Aris, M. b. M. Isa, S. Shafie, and S. Kawahito, "Selection of amplifier for optimized charge transfer in active pixel CMOS time of flight (TOF) image sensors," *IEICE Electronics Express*, vol. 8, pp. 1913-1919, 2011.
- [9] K. Yasutomi, T. Usui, S. Han, M. Kodama, T. Takasawa, K. Kagawa, and S. Kawahito, "A time-of-flight image sensor with sub-mm resolution using draining only modulation pixels," in *Proc. 2013 Int. Image Sensor Workshop*, 2013, pp. 357-360.
- [10] M. A. Abas, G. Russell, and D. J. Kinniment, "Embedded high-resolution delay measurement system using time amplification," *Computers & Digital Techniques, IET*, vol. 1, pp. 77-86, 2007.
- [11] P. Andreani, F. Bigongiari, R. Roncella, R. Saletti, and P. Terreni, "A Digitally Controlled Shunt Capacitor CMOS Delay Line," *Analog Integrated Circuits and Signal Processing*, vol. 18, pp. 89-96, 1999/01/01 1999.

- [12] K. Klepacki, R. Szplet, and R. Pelka, "A 7.5 ps single-shot precision integrated time counter with segmented delay line," *Review of Scientific Instruments*, vol. 85, pp. -, 2014.
- [13] T. Xanthopoulos, "Digital Delay Lock Techniques," in *Clocking in Modern VLSI Systems*, T. Xanthopoulos, Ed., ed: Springer US, 2009, pp. 183-244.
- [14] M. Maymandi-Nejad and M. Sachdev, "A monotonic digitally controlled delay element," *Solid-State Circuits, IEEE Journal of,* vol. 40, pp. 2212-2219, 2005.
- [15] Y. Han, S. Qiao, and Y. Hei, "A high-linearity and high-resolution delay line structure with a calibration algorithm in delay-based LINC transmitters," *Journal of Semiconductors*, vol. 37, p. 015003, 2016.
- [16] B. Markovic, S. Tisa, F. A. Villa, A. Tosi, and F. Zappa, "A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 60, pp. 557-569, 2013.
- [17] A. El Mourabit, G.-N. Lu, P. Pittet, Y. Birjali, and F. Lahjomri, "Low power, high resolution CMOS variable-delay element," *AEU International Journal of Electronics and Communications*, vol. 66, pp. 455-458, 2012.
- [18] S. Schidl, K. Schweiger, W. Gaberl, and H. Zimmermann. (2012, Analogously tunable delay line for on-chip measurements with subpicosecond resolution in 90 nm CMOS. *Electronics Letters* 48(15), 910-911.
- [19] S. Levantino, M. Zanuso, D. Tasca, C. Samori, and A. Lacaita, "An alldigital architecture for low-jitter regulated delay lines," in *Electronics, Circuits, and Systems, 2009. ICECS 2009. 16th IEEE International Conference on,* 2009, pp. 603-606.
- [20] J. Cheng and L. Milor, "A DLL Design for Testing I/O Setup and Hold Times," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. 17, pp. 1579-1592, 2009.
- [21] T. E. Rahkonen and J. T. Kostamovaara, "The use of stabilized CMOS delay lines for the digitization of short time intervals," *Solid-State Circuits, IEEE Journal of,* vol. 28, pp. 887-894, 1993.
- [22] R. Nutt, "Digital Time Intervalometer," *Review of Scientific Instruments*, vol. 39, pp. 1342-1345, 1968.
- [23] P. J. Nuyts, P. Reynaert, and W. Dehaene, "Continuous-Time Digital Design Techniques," in *Continuous-Time Digital Front-Ends for Multistandard Wireless Transmission*, ed: Springer International Publishing, 2014, pp. 125-185.

- [24] S. Henzler, "Theory of TDC Operation," in *Time-to-Digital Converters*. vol. 29, ed: Springer Netherlands, 2010, pp. 19-42.
- [25] M. A. Abas, G. Russell, and D. J. Kinniment, "Built-in time measurement circuits -- a comparative design study," *Computers & Digital Techniques, IET*, vol. 1, pp. 87-97, 2007.
- [26] P. A. J. Nuyts, T. Redant, S. Michielsen, P. Reynaert, and W. Dehaene, "Topology selection for high-precision Vernier digital-to-time converters in standard CMOS," AEU - International Journal of Electronics and Communications, vol. 67, pp. 355-360, 2013.
- [27] S. Henzler, "Time-to-Digital Converters with Sub-Gatedelay Resolution The Third Generation," in *Time-to-Digital Converters*. vol. 29, ed: Springer Netherlands, 2010, pp. 69-102.
- [28] N. R. Mahapatra, S. V. Garimella, and A. Tareen, "An empirical and analytical comparison of delay elements and a new delay element design," in VLSI, 2000. Proceedings. IEEE Computer Society Workshop on, 2000, pp. 81-86.
- [29] C. J. Ihrig, G. J. Dhanabalan, and A. K. Jones, "A low-power CMOS thyristor based delay element with programmability extensions," presented at the Proceedings of the 19th ACM Great Lakes symposium on VLSI, Boston Area, MA, USA, 2009.
- [30] J. Segura, C. Hawkins, and J. Soden, "Failure Mechanisms and Testing in Nanometer Technologies," in *Gizopoulos / Advances in ElectronicTesting*. vol. 27, D. Gizopoulos, Ed., ed: Springer US, 2006, pp. 43-75.
- [31] R. Zhang and M. Kaneko, "Robust and Low-Power Digitally Programmable Delay Element Designs Employing Neuron-MOS Mechanism," *ACM Trans. Des. Autom. Electron. Syst.*, vol. 20, pp. 1-19, 2015.
- [32] M. Jiang, "Study on Modeling Techniques for CMOS Gate Delay Calculation in VLSI Timing Analysis," Doctoral Dissertation, Waseda University, Tokyo, Japan, 2011.
- [33] M. Ghahroodi, "Variation and reliability in digital CMOS circuit design," Doctoral Dissertation, University of Southampton, 2014.
- [34] M. Maymandi-Nejad and M. Sachdev, "A digitally programmable delay element: design and analysis," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on,* vol. 11, pp. 871-878, 2003.
- [35] J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," *Solid-State Circuits, IEEE Journal of,* vol. 31, pp. 1723-1732, 1996.

- [36] D. Guang-Kaai, H. June-Ming, Y. Ching-Yuan, and L. Shen-Iuan, "Clockdeskew buffer using a SAR-controlled delay-locked loop," *Solid-State Circuits, IEEE Journal of,* vol. 35, pp. 1128-1136, 2000.
- [37] M. Mota and J. Christiansen, "A high-resolution time interpolator based on a delay locked loop and an RC delay line," *Solid-State Circuits, IEEE Journal of,* vol. 34, pp. 1360-1366, 1999.
- [38] B. Analui and A. Hajimiri, "Statistical analysis of integrated passive delay lines," in *Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003*, 2003, pp. 107-110.
- [39] E. Adabi and A. M. Niknejad, "Broadband variable passive delay elements based on an inductance multiplication technique," in *Radio Frequency Integrated Circuits Symposium, 2008. RFIC 2008. IEEE*, 2008, pp. 445-448.
- [40] N. R. Mahapatra, A. Tareen, and S. V. Garimella, "Comparison and analysis of delay elements," in *Circuits and Systems, 2002. MWSCAS-2002. The* 2002 45th Midwest Symposium on, 2002, pp. II-473-II-476 vol.2.
- [41] S. Eto, H. Akita, K. Isobe, K. Tsuchida, H. Toda, and T. Seki, "A 333 MHz, 20 mW, 18 ps resolution digital DLL using current-controlled delay with parallel variable resistor DAC (PVR-DAC)," in ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on, 2000, pp. 349-350.
- [42] C.-K. K. Yang, "Delay-locked loops-an overview," in *Phase-Locking in High-Peformance Systems*, ed: Wiley-IEEE Press, New York, NY, 2003, pp. 13-22.
- [43] T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," *Electron Devices, IEEE Transactions on*, vol. 39, pp. 1444-1455, 1992.
- [44] C. Jia, "A delay-locked loop for multiple clock phases/delays generation," Doctoral Dissertation, Georgia Institute of Technology, 2005.
- [45] M. Moazedi, A. Abrishamifar, and A. M. Sodagar, "A highly-linear modified pseudo-differential current starved delay element with wide tuning range," in *Electrical Engineering (ICEE), 2011 19th Iranian Conference on*, 2011, pp. 1-4.
- [46] Z. Junmou, S. R. Cooper, A. R. LaPietra, M. W. Mattern, R. M. Guidash, and E. G. Friedman, "A low power thyristor-based CMOS programmable delay element," in *Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on*, 2004, pp. I-769-72 Vol.1.
- [47] G. Kim, K. Min-Kyu, B.-S. Chang, and W. Kim, "A low-voltage, low-power CMOS delay element," *Solid-State Circuits, IEEE Journal of*, vol. 31, pp. 966-971, 1996.

- [48] C. Pao-Lung, C. Ching-Che, and L. Chen-Yi, "A portable digitally controlled oscillator using novel varactors," *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol. 52, pp. 233-237, 2005.
- [49] M. Saint-Laurent and M. Swaminathan, "A digitally adjustable resistor for path delay characterization in high-frequency microprocessors," in *Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on*, 2001, pp. 61-64.
- [50] T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," *Solid-State Circuits, IEEE Journal of,* vol. 25, pp. 584-594, 1990.
- [51] M. M. Mansour and N. R. Shanbhag, "Simplified current and delay models for deep submicron CMOS digital circuits," in *Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on*, 2002, pp. V-109-V-112 vol.5.
- [52] J. Segura and C. F. Hawkins, "MOSFET Transistors," in *CMOS Electronics: How It Works, How It Fails*, ed: John Wiley & Sons, Inc., 2005, pp. 53-98.
- [53] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, "THE DEVICES," in *Digital integrated circuits: a design perspective*, A. P. Chandrakasan and B. Nikolic, Eds., 2nd ed: Pearson Education, 2003.
- [54] C. Kai, H. Chenming, F. Peng, L. Min Ren, and D. L. Wollesen, "Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects," *Electron Devices, IEEE Transactions on*, vol. 44, pp. 1951-1957, 1997.
- [55] L. A. Akers, "The effect of field dependent mobility on the threshold voltage of a small geometry MOSFET," *Solid-State Electronics*, vol. 23, pp. 173-175, 1980/02/01 1980.
- [56] N. Weste and D. Harris, "MOS Transistor Theory," in CMOS VLSI Design: *A Circuits and Systems Perspective*, ed: Addison-Wesley Publishing Company, 2011, pp. 61-97.
- [57] C. Yu, T. Sato, M. Orshansky, D. Sylvester, and H. Chenming, "New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation," in *Custom Integrated Circuits Conference*, 2000. CICC. *Proceedings of the IEEE 2000*, 2000, pp. 201-204.
- [58] Y. Cao, "Predictive Technology Model of Conventional CMOS Devices," in *Predictive Technology Model for Robust Nanoelectronic Design*, ed: Springer, 2011, pp. 7-23.
- [59] Z. Wei and C. Yu, "New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration," *Electron Devices, IEEE Transactions on*, vol. 53, pp. 2816-2823, 2006.

- [60] EUROPRACTICE\_IC\_Service. (2014). *Technologies*. Available: http://www.europractice-ic.com/technologies.php
- [61] TOSHIBA, "Product Guide CMOS ASICs," TOSHIBA\_CORPORATION, Ed., 2007-3 TC260 ed. Japan, 2007.
- [62] Fujitsu, "Master Product Selector Guide," February 2001 2001.
- [63] TOSHIBA, "0.13μm (Ldrawn=0.11μm) CMOS ASIC TC280 Family," TOSHIBA\_CORPORATION, Ed., TC280 Family ed. Japan, 2001.
- [64] FUJITSU, "FUJITSU Semiconductor Product Guide PG00-00071-2E," FUJITSU LIMITED, Ed., CS91 Series ed, 2007.
- [65] TOSHIBA, "TOSHIBA Product Guide 90nm (Ldrawn=70nm) CMOS ASIC TC300 Family," T. Corporation, Ed., BCE0012A ed, 2003.
- [66] FUJITSU, "65nm CMOS Standard Cell CS200 ASIC Series," I. Fujitsu\_Microelectronics\_America, Ed., CS200 ASIC Series ed, 2008.
- [67] P. Pfeiffenberger, J. C. Park, and V. J. Mooney, "Some Layouts Using the Sleepy Stack Approach " Center for Research on Embedded Systems and Technology Georgia Institute of Technology, Atlanta, Georgia, U.S.A., U.S.A., Technical Report GIT-CC-04-05, June 2004 2004.
- [68] TOSHIBA, "Semiconductor General Catalog ASICs," TOSHIBA\_CIRPORATION, Ed., SCE0004L ed, 2011.
- [69] P. R. O'Brien and T. L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," in *Computer-Aided Design*, 1989. ICCAD-89. Digest of Technical Papers., 1989 IEEE International Conference on, 1989, pp. 512-515.
- [70] B. Razavi, "Noise," in *Design of Analog CMOS Integrated Circuits*, ed Singapore: McGraw-Hill, 2001, pp. 222-266.
- [71] M. Orshansky, S. R. Nassif, and D. Boning, "Front End Variability," in *Design for Manufacturability and Statistical Design: A Constructive Approach*, ed, 2008, pp. 11-41.
- [72] N. Weste and D. Harris, "Robustness," in CMOS VLSI Design: A Circuits and Systems Perspective, ed: Addison-Wesley Publishing Company, 2011, pp. 243-277.
- [73] M. Eisele, J. Berthold, D. Schmitt-Landsiedel, and R. Mahnkopf, "The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. 5, pp. 360-368, 1997.

- [74] M. Alioto, G. Palumbo, and M. Pennisi, "Understanding the Effect of Process Variations on the Delay of Static and Domino Logic," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. 18, pp. 697-710, 2010.
- [75] H. Li, "Data Converter Fundamentals," in *CMOS Circuit Design, Layout, and Simulation*, ed: Wiley-IEEE Press, 2010, pp. 931-962.
- [76] J. Jansson, A. Mantyniemi, and J. Kostamovaara, "A delay line based CMOS time digitizer IC with 13 ps single-shot precision," in *Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on*, 2005, pp. 4269-4272 Vol. 5.
- [77] N. Weste and D. Harris, "Special-Purpose Subsystems," in *CMOS VLSI Design: A Circuits and Systems Perspective*, ed: Addison-Wesley Publishing Company, 2011, pp. 549-614.
- [78] M. Alioto and G. Palumbo, "Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison," *Very Large Scale Integration* (VLSI) Systems, IEEE Transactions on, vol. 14, pp. 1322-1335, 2006.
- [79] R. Kumar and V. Kursun, "Impact of temperature fluctuations on circuit characteristics in 180nm and 65nm CMOS technologies," in *Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, 2006, p. 4 pp.*
- [80] M. P. Li, *Jitter, noise, and signal integrity at high-speed*: Pearson Education, 2008.
- [81] M. J. Figueiredo and R. L. Aguiar, "Noise and Jitter in CMOS Digitally Controlled Delay Lines," in *Electronics, Circuits and Systems, 2006. ICECS* '06. 13th IEEE International Conference on, 2006, pp. 1356-1359.
- [82] T. Ytterdal, Y. Cheng, and T. A. Fjeldly, "Noise Modeling," in *Device Modeling for Analog and RF CMOS Circuit Design*, ed: Wiley, 2003.
- [83] K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," presented at the Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, San Jose, California, USA, 1996.
- [84] C. W. Zhang, X. Y. Wang, and L. Forbes, "Simulation technique for noise and timing jitter in electronic oscillators," *Circuits, Devices and Systems, IEE Proceedings -*, vol. 151, pp. 184-189, 2004.
- [85] S. Corporation, "Clock Jitter Definitions and Measurement Methods," S. Corporation, Ed., SiT-AN10007 Rev 1.2 ed. USA, 2014.
- [86] B. Chandhoke, "Basics of Clock Jitter," ON\_Semiconductor, Ed., AND8459/D ed. USA, 2010.

- [87] M. Firlej, T. Fiutowski, M. Idzik, J. Moron, and K. Swientek, "Development of a low power Delay-Locked Loop in two 130 nm CMOS technologies," *Journal of Instrumentation*, vol. 11, p. C02027, 2016.
- [88] I. D. T. (IDT), "Application Relevance of Clock Jitter," I. Integrated Device Technology (IDT), Ed., AN-827 ed. USA, 2014.
- [89] S. Eunseok, L. Seung-Wook, L. Jeong-Woo, P. Joonbae, and C. Soo-Ik, "A reset-free anti-harmonic delay-locked loop using a cycle period detector," *IEEE Journal of Solid-State Circuits*, vol. 39, pp. 2055-2061, 2004.
- [90] C. Jaehyouk, S. T. Kim, K. Woonyun, K. Kwan-Woo, L. Kyutae, and J. Laskar, "A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. 19, pp. 701-705, 2011.
- [91] B. M. Helal, M. Z. Straayer, W. Gu-Yeon, and M. H. Perrott, "A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance," *Solid-State Circuits, IEEE Journal of*, vol. 43, pp. 855-863, 2008.
- [92] J. Yeon-Jae, L. Seung-Wook, S. Daeyun, W. Kim, K. Changhyun, and C. Soo-In, "A dual-loop delay-locked loop using multiple voltage-controlled delay lines," *Solid-State Circuits, IEEE Journal of*, vol. 36, pp. 784-791, 2001.
- [93] M. Yongsam, C. Jongsang, L. Kyeongho, J. Deog-Kyoon, and K. Min-Kyu, "An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance," *Solid-State Circuits, IEEE Journal of*, vol. 35, pp. 377-384, 2000.
- [94] G. Jovanovic, Stojc, x, M. ev, and D. Krstic, "Delay locked loop with linear delay element," in *Telecommunications in Modern Satellite, Cable and Broadcasting Services, 2005. 7th International Conference on*, 2005, pp. 397-400 vol. 2.
- [95] C. Hsiang-Hui and L. Shen-Iuan, "A wide-range and fast-locking all-digital cycle-controlled delay-locked loop," *Solid-State Circuits, IEEE Journal of,* vol. 40, pp. 661-670, 2005.
- [96] C. Kuo-Hsing and L. Yu-Lung, "A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency-Range Selector for Multiphase Clock Generator," *Circuits and Systems II: Express Briefs, IEEE Transactions on,* vol. 54, pp. 561-565, 2007.
- [97] R. C. H. van de Beek, E. A. M. Klumperink, C. S. Vaucher, and B. Nauta, "Low-jitter clock multiplication: a comparison between PLLs and DLLs," *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on*, vol. 49, pp. 555-566, 2002.

- [98] S. Meninger, "Phase Noise and Jitter," in *Clocking in Modern VLSI Systems*, T. Xanthopoulos, Ed., ed: Springer US, 2009, pp. 139-181.
- [99] R. Woogeun, "Design of high-performance CMOS charge pumps in phaselocked loops," in *Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on*, 1999, pp. 545-548 vol.2.
- [100] M. J. E. Lee, W. J. Dally, T. Greer, N. Hiok-Tiaq, R. Farjad-rad, J. Poulton, and R. Senthinathan, "Jitter transfer characteristics of delay-locked loops theories and design techniques," *Solid-State Circuits, IEEE Journal of*, vol. 38, pp. 614-621, 2003.
- [101] A. Fahim, Clock Generators for SOC Processors: Circuits and Architectures: Springer Science & Business Media, 2005.
- [102] S. Keliu and E. Sánchez-Sinencio, *CMOS PLL synthesizers: analysis and design* vol. 783: Springer Science & Business Media, 2006.
- [103] A. Seraj, M. Maymandi-Nejad, and M. Sachdev, "A new linear delay element with self calibration," in *Electrical Engineering (ICEE), 2015 23rd Iranian Conference on*, 2015, pp. 1050-1053.
- [104] L. Chung-Ting, H. Hsieh-Hung, and L. Liang-Hung, "A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 μm CMOS," *Microwave and Wireless Components Letters, IEEE*, vol. 19, pp. 662-664, 2009.
- [105] C. Ching-Che and L. Chen-Yi, "An all-digital phase-locked loop for highspeed clock generation," *Solid-State Circuits, IEEE Journal of*, vol. 38, pp. 347-351, 2003.
- [106] L. Miao, K. Yasutomi, S. Imanishi, and S. Kawahito, "A column-parallel clock skew self-calibration circuit for time-resolved CMOS image sensors," *IEICE Electronics Express*, vol. 12, pp. 20150911-20150911, 2015.
- [107] M. Suchenek, "Picosecond resolution programmable delay line," *Measurement science & technology*, vol. 20, 2009.
- [108] K. Klepacki, M. Pawłowski, and R. Szplet, "Low-jitter wide-range integrated time interval/delay generator based on combination of period counting and capacitor charging," *Review of Scientific Instruments,* vol. 86, p. 025111, 2015.
- [109] T. Xanthopoulos, D. W. Bailey, A. K. Gangwar, M. K. Gowan, A. K. Jain, and B. K. Prewitt, "The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor," in *Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International*, 2001, pp. 402-403.

- [110] S. Min-Woong, K. Kagawa, K. Yasutomi, T. Takasawa, Y. Kawata, N. Teranishi, Z. Li, I. A. Halin, and S. Kawahito, "A 10.8ps-time-resolution 256x512 image sensor with 2-Tap true-CDS lock-in pixels for fluorescence lifetime imaging," in *Solid- State Circuits Conference (ISSCC), 2015 IEEE International*, 2015, pp. 1-3.
- [111] N. Weste and D. Harris, "Power," in CMOS VLSI Design: A Circuits and Systems Perspective, ed: Addison-Wesley Publishing Company, 2011, pp. 181-210.
- [112] R. J. Baker, "Digital Phase-Locked Loops," in *CMOS Circuit Design*, *Layout, and Simulation*, ed: Wiley-IEEE Press, 2010, p. 1208.
- [113] M. Mansuri, D. Liu, and C. K. K. Yang, "Fast frequency acquisition phasefrequency detectors for Gsamples/s phase-locked loops," *IEEE Journal of Solid-State Circuits*, vol. 37, pp. 1331-1334, 2002.
- [114] H. Notani, H. Kondoh, and Y. Matsuda, "A 622-MHz CMOS phase-locked loop with precharge-type phase frequency detector," in VLSI Circuits, 1994. Digest of Technical Papers., 1994 Symposium on, 1994, pp. 129-130.
- [115] A. El Gamal and H. Eltoukhy, "CMOS image sensors," *Circuits and Devices Magazine, IEEE*, vol. 21, pp. 6-20, 2005.
- [116] A. Maxim, B. Scott, E. Schneider, M. Hagge, S. Chacko, and D. Stiurca, "Sample-reset loop filter architecture for process independent and ripplepole-less low jitter CMOS charge-pump PLLs," in *Circuits and Systems*, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, 2001, pp. 766-769 vol. 4.
- [117] A. S. Sedra and K. C. Smith, "Single-Stage Integrated Circuit Amplifiers," in *Microelectronic Circuit*. vol. Fifth Edition, ed: Oxford university press, New York, 2004, pp. 545-716.
- [118] B. K. Kim, D. Im, J. Choi, and K. Lee, "A Highly Linear 1 GHz 1.3 dB NF CMOS Low-Noise Amplifier With Complementary Transconductance Linearization," *IEEE Journal of Solid-State Circuits*, vol. 49, pp. 1286-1302, 2014.
- [119] R. J. Baker, *CMOS Circuit Design, Layout, and Simulation*: Wiley-IEEE Press, 2010.
- [120] W. Jinn-Shyan, C. Chun-Yuan, C. Pei-Yuan, and Y. Tzu-Yi, "A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line Architecture," *Solid-State Circuits, IEEE Journal of*, vol. 50, pp. 2635-2644, 2015.
- [121] Y. Rong-Jyi and L. Shen-Iuan, "A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 μm CMOS Technology," *Solid-State Circuits, IEEE Journal of*, vol. 42, pp. 2338-2347, 2007.

- [122] W. Jinn-Shyan, C. Chun-Yuan, L. Je-Ching, L. Yu-Chia, and W. Yi-Ming, "A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lockin All-Digital Delay-Locked Loop," *Solid-State Circuits, IEEE Journal of*, vol. 45, pp. 1036-1047, 2010.
- [123] E. I. A. (EIA), "JEDEC STANDARD," J. S. S. T. Association, Ed., JESD65B ed. USA, 2003.
- [124] R. A. Hastings, *The art of analog layout*: Prentice Hall, 2006.
- [125] P. Raha, S. Randall, R. Jennings, B. Helmick, A. Amerasekera, and B. Haroun, "A robust digital delay line architecture in a 0.13µm CMOS technology node for reduced design and process sensitivities," in *Quality Electronic Design, 2002. Proceedings. International Symposium on*, 2002, pp. 148-153.
- [126] O. Z. Batur, N. Pekcokguler, G. Dundar, and M. Koca, "A high resolution and low jitter linear delay line for IR-UWB template pulse synchronization," in *Circuit Theory and Design (ECCTD), 2015 European Conference on*, 2015, pp. 1-4.
- [127] R. Giordano, F. Ameli, P. Bifulco, V. Bocci, S. Cadeddu, V. Izzo, A. Lai, S. Mastroianni, and A. Aloisio, "High-Resolution Synthesizable Digitally-Controlled Delay Lines," *IEEE Transactions on Nuclear Science*, vol. 62, pp. 3163-3171, 2015.