

UNIVERSITI PUTRA MALAYSIA

DEVELOPMENT OF A 115V, 400HZ CASCADED 41-LEVEL INVERTER

AHMAD SYUKRI BIN MOHAMAD

FK 2013 99



DEVELOPMENT OF A 115V, 400HZ CASCADED 41-LEVEL INVERTER

By

AHMAD SYUKRI BIN MOHAMAD

Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia, in Fulfilment of the Requirements for the Degree of Master of Science

April 2013

UP COPYRIGHT

All material contained within the thesis, including without limitation text, logos, icons, photographs and all other artwork, is copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from the copyright holder. Commercial use of material may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright © Universiti Putra Malaysia

UPM

C

C

To

Alifa Zaireen Ahmad Syamil Adam Seri Nur Iman Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment of the requirement for the degree of Master of Science

DEVELOPMENT OF A 115V, 400HZ CASCADED 41-LEVEL INVERTER

By

AHMAD SYUKRI BIN MOHAMAD

April 2013

Chair : Prof. Ir. Norman Mariun, PhD

Faculty : Engineering

Cascaded multilevel inverters are widely used in various fields, from oil and gas, power supply installations, to power quality devices. While there are many advantages of the cascaded multilevel inverter such as low voltage stress for each switching device and higher power quality, the main drawback for this type of inverter is the high number of switching device it needs in an installation.

In order to reduce total harmonics distortion (THD) of the output voltage waveform, the number of output voltage level need to be increased, hence the higher number of switching devices. This subsequently increases the installation cost, inverter circuit size and power losses – in the form of heat and voltage losses in the inverter circuit, thus compromises the efficiency of the inverter. In this research, a novel cascaded multilevel inverter topology is proposed with a minimum number of switching devices and driver circuits needed. The proposed topology also needs to turn on only three switching devices at any operation time for any output voltage level configurations.

The prototype inverter can also be designed to supply a load with a specific power factor requirement. Field-programmable gate array (FPGA) is used to replace large number of logic gate circuits that function is to synthesize the switching signals for the prototype inverter from a single oscillator signal. A Verilog program is created in order for the FPGA to produce the desired switching signals according to the design requirements.

The prototype inverter is a single phase 115V, 400Hz 41-level multilevel cascaded inverter designed using the novel cascaded multilevel inverter topology. The prototype inverter is constructed and then tested using resistive and resistive-inductive (RL) loads. In the process, the novel cascaded multilevel inverter topology validity is verified by the simulation and experimental results. The experimental results show that the prototype inverter produces 115V, 400Hz output that resembles a clean sinusoidal waveform with THD of around 2.5% to 3.5%, below the required 5% THD limit according to IEEE standards.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Master Sains

PEMBANGUNAN PENYONGSANG 41-ARAS BERJUJUKAN 115V, 400HZ

Oleh

AHMAD SYUKRI BIN MOHAMAD

April 2013

Pengerusi

Fakulti

: Prof. Ir. Norman Mariun, PhD

: Kejuruteraan

Penyongsang berbilang aras berjujukan digunakan secara meluas di dalam berbagai bidang, daripada industri minyak dan gas, pemasangan sistem kuasa, hinggalah kepada peranti kualiti kuasa. Walaupun terdapat banyak kelebihan penyongsang berbilang aras berjujukan seperti tekanan voltan yang rendah untuk setiap peranti suis and kualiti kuasa yang lebih tinggi, masalah utama untuk penyongsang jenis ini adalah jumlah peranti suis yang tinggi diperlukan dalam setiap pemasangan.

Untuk mengurangkan jumlah herotan harmonik (THD) di dalam bentuk gelombang voltan keluaran penyongsang, jumlah aras voltan keluaran perlu ditingkatkan, menyebabkan pertambahan penggunaan peranti suis. Ini menyebabkan pertambahan kos pemasangan, saiz litar

penyongsang dan kehilangan kuasa – dalam bentuk haba dan kehilangan voltan di dalam litar penyongsang, seterusnya menjejaskan kecekapan penyongsang. Di dalam kajian ini, satu topologi penyongsang berbilang aras berjujukan yang baru dengan jumlah peranti suis dan litar pemandu yang minimum dicadangkan. Topologi yang dicadangkan ini juga hanya perlu menghidupkan tiga peranti suis pada bila-bila masa operasinya untuk apa sahaja tatarajah aras voltage keluaran. Topologi yang dicadangkan ini juga boleh direkabentuk untuk kegunaan beban dengan faktor kuasa yang khusus. Jajaran get dengan medan-boleh-program (FPGA) digunakan untuk menggantikan litar get logik yang besar yang berfungsi menghasilkan isyarat bagi pensuisan prototaip penyongsang daripada isyarat satu pengayun. Satu program Verilog direka untuk FPGA bagi menghasilkan isyarat pensuisan yang diinginkan mengikut keperluan rekabentuk prototaip penyongsang.

Prototaip penyongsang tersebut adalah penyongsang berbilang aras berjujukan satu fasa 115V, 400Hz yang mempunyai 41 aras voltan direkabentuk menggunakan topologi baru penyongsang berbilang aras berjujukan. Prototaip penyongsang ini dibina dan kemudian diuji menggunakan beban rintangan dan rintangan-aruhan (RL). Dalam masa yang sama, kesahan topologi baru penyongsang berbilang aras berjujukan itu ditentusahkan dengan keputusan simulasi dan eksperimentasi tersebut. Keputusan eksperimen menunjukkan prototaip penyongsang ini menghasilkan voltan keluaran 115V, 400Hz yang menyerupai gelombang sinusoid yang bersih dengan THD sekitar 2.5% hingga 3.5%, di bawah had THD 5% yang dibenarkan mengikut standard IEEE.

ACKNOWLEDGEMENTS

I would like to express my profound thankfulness to The Almighty ALLAH for allowing me to finally complete my research and this thesis writing.

I also would like to say a million thanks to my family for all the supports, especially my father with his constant inquiries about my research status, relentlessly encouraged me to finish my study as soon as possible. To my wife, a million thanks for understanding the times that I need to put aside, being away from our family in order to do this research. To my son and daughter, thank you for giving *abah* all the love and strength every time I look at you both.

In addition I would like to convey my gratitude to the members of the supervisory committee, Prof. Ir. Dr. Norman Mariun, Dr. Nasri Sulaiman and Dr. Mohd Amran Mohd Radzi for all the support and guidance. All the knowledge, all the experiences that I gained from all of you will last throughout my life. Thank you for all the advices, and all the help you all provided to me during my time at UPM.

Finally, to all the staffs and friends in Electric and Electronics Engineering Department – especially Associate Prof. Dr. Mohd Zainal Abidin Ab. Kadir, Dr. Mohd Khair Hassan, Associate Prof Dr. Senan Mahmod Abdullah, Arash and Sani – thank you for the wonderful friendship we have and all the fond memories.

I certify that an Examination Committee has met on 8 April 2013 to conduct the final examination of Ahmad Syukri bin Mohamad on his Master of Science thesis entitled "Development of a 115V, 400Hz Cascaded 41-level Inverter" in accordance with the Universities and University Colleges Act 1971 and the Constitution of the Universiti Putra Malaysia [P.U.(A) 106] 15 March 1998. The Committee recommends that the student be awarded the Master of Science degree.

Members of the Examination Committee were as follows:

Wan Zuha b. Wan Hasan, PhD Faculty of Engineering Universiti Putra Malaysia (Chairman)

Ishak b. Aris, PhD Professor, Faculty of Engineering Universiti Putra Malaysia (Internal Examiner)

Suhaidi B. Shafie, PhD Faculty of Engineering

Universiti Putra Malaysia (Internal Examiner)

Soib Taib, PhD

Associate Professor, School of Electrical & Electronic Engineering Universiti Sains Malaysia (External Examiner)

NORITAH OMAR, PhD Professor and Deputy Dean School of Graduate Studies

Universiti Putra Malaysia

Date:

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfillment of the requirement for the degree of Master of Science. The members of the Supervisory Committee were as follows:

Norman bin Mariun, PhD, Ir. Professor, Faculty of Engineering Universiti Putra Malaysia

(Chairman)

Nasri bin Sulaiman, PhD

Lecturer, Faculty of Engineering Universiti Putra Malaysia (Member)

Mohd Amran Mohd Radzi, PhD

Lecturer, Faculty of Engineering Universiti Putra Malaysia (Member)

BUJANG BIN KIM HUAT, PhD Professor and Dean

School of Graduate Studies Universiti Putra Malaysia

Date:

DECLARATION

I declare that the thesis is my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously, and is not concurrently, submitted for any other degree at Universiti Putra Malaysia or at any other institution.

AHMAD SYUKRI BIN MOHAMAD

Date: 8 April 2013

TABLE OF CONTENTS

		Page
ABSTRACT ABSTRAK ACKNOWLEDGEN	MENTS	iii v vii
APPROVAL DECLARATION LIST OF TABLES LIST OF FIGURES LIST OF ABBREV		viii x xiii xiv xvii
CHAPTER		
1	INTRODUCTION 1.1 Overview	1 1
	1.2 Problem statement 1.3 Aim and objectives	3 5
	1.4 Scope of work 1.5 Chapters synopsis	5
2	LITERATURE REVIEW	8
	2.1 Introduction 2.2 Review of inverter design	8 10
	2.3 Cascaded multilevel inverter2.4 Conventional cascaded H-bridge multilevel inverter and other improved topologies	16 19
	2.5 Single dc source cascaded multicell inverter 2.6 Summary	23 25
3	METHODOLOGY	26
	3.1 Design Process	26
	3.2 The proposed cascaded multilevel inverter topology	29
	3.3 Comparison with other cascaded multilevel inverter topologies	37
	3.4 A 41-level inverter based on the proposed cascaded multilevel inverter topology	42

	3.5 Device selection	56
	3.5.1 MOSFET	56
	3.5.2 Diode	57
	3.5.3 MOSFET driver	58
	3.6 The switching pulses	63
	3.7 The FPGA program	73
	3.8 Summary	79
4	RESULTS AND DISCUSSION	80
	4.1 Main inverter circuit function test – Cascaded cells	82
	switches (stepped-wave synthesizer)	
	4.2 Main inverter circuit function test – H-bridge	84
	4.3 Driver circuit function test	85
	4.4 FPGA output verification test	87
	4.5 Prototype aircraft inverter full hardware assembly	90
	test	
	4.5.1 Driver circuit output	91
	4.5.2 Stepped wave synthesizer (cascaded cells	96
	switches) output or H-bridge input, V _O	
	4.5.3 Prototype aircraft inverter load test	96
	4.5.3.1 Prototype aircraft inverter with	98
	N O R D G	
	4.5.3.2 Prototype aircraft inverter with	98
	P + C	DRDG
	4.5.3.3 Prototype aircraft inverter with	98
	47 P + O R	DG
	4.6 Power-to-weight ratio	103
	4.7 Inverter size	104
	4.8 Benchmarking: Comparison with previous works	106
	4.9 Summary	106
5	CONCLUSION	107
	5.1 Conclusion	107
	5.2 Recommendations for future works	109
REFERENCES		111
APPENDIX – FPGA	full Verilog program	118
BIODATA OF STUI	DENT	147

4

PUBLICATIONS

148

LIST OF TABLES

Table		Page
1	Comparison of various operating classes of amplifier transistors. Operation in Class D configuration (as switch) is the most efficient.	12
2	Values of V_0 for states of switches	32
3	Values of V_L for states of H-bridge switches	33
4	V_L values according to conducting switches for an 11-level proposed cascaded multilevel inverter	34
5	V_L values according to conducting switches for the proposed cascaded multilevel inverter	35
6	Comparison of number of switches for different inverter configurations between cascaded H-bridge inverter; Babaei & Hosseini inverter topology; and the proposed cascaded multilevel inverter topology	38
7	Comparison of number of conducting switches for different inverter configurations between cascaded H-bridge inverter; Babaei & Hosseini inverter topology; and the proposed cascaded multilevel inverter topology	40
8	Overall comparison of number of switches and number of conducting switches in cascaded H-bridge inverter; Babaei & Hosseini inverter topology; and the proposed cascaded multilevel inverter topology	41
9	The THD measurements for different voltage output levels of multilevel inverter [61]	45
10	Allowable load power factor according to reverse current switch installation in the 41-level proposed cascaded multilevel inverter	53
11	The logic states for the logic circuit in Fig. 24	71
12	Main inverter function test result – cascaded cells switches	83
13	MOSFET driver circuits test results	86
14	FPGA output verification test. LED in 'on' condition indicated logic '1', while LED in 'off' condition indicated logic '0'	88
15	Duty cycle for each MOSFET in the prototype aircraft inverter	95
16	The THD reading for different load conditions	99

LIST	OF	FIG	URES
------	----	-----	------

Figure		Page
1	Rotary inverter	10
2	Oscillator inverter	12
3	Block diagram of 2.5kVA PWM inverter by Gourash and Birchenough	-13
4	PWM wave generation by the circuit in Fig. 3	14
5	The structure of cascaded multicell (or cascaded multilevel H-bridges) inverter	17
6	An example of the output of cascaded multilevel inverter (shown in Fig. 5)	17
7	New topology for cascaded multicell inverter with lower number of switches	18
8	Conventional cascaded H-bridge multilevel inverter topology	20
9	Inverter topology proposed by Babei and Hosseini	21
10	A single source (per phase) cascaded multicell inverter that is studied	23
11	A single dc source cascaded multicell inverter using transformer to create multiple independent dc sources	24
12	Prototype aircraft inverter design flow	27
13	Proposed cascaded multilevel inverter topology	31
14	An example of 11-level proposed cascaded multilevel inverter output voltage waveform	33
15	Comparison of number of switches needed in the cascaded H-bridge topology; Babaei & Hosseini inverter topology; and the proposed cascaded multilevel inverter topology	39
16	Comparison of number of conducting switches needed in the cascaded H-bridge topology; Babaei & Hosseini inverter topology; and the proposed cascaded multilevel inverter topology	40

17	Matlab simulation result for 7-level inverter output	42
18	Matlab simulation result for 11-level inverter output	43
19	Matlab simulation result for 21-level inverter output	43
20	Matlab simulation result for 31-level inverter output	44
21	Matlab simulation result for 41-level inverter output	44
22	41-level cascaded multilevel inverter. The inverter only suitable for resistive load	46
23	RL load voltage and current waveforms. The load current lags the load voltage	48
24	Simulation result of output voltage, V_L when the inverter in Fig. 17 connected to a RL load. High voltage spikes appear at the base of the output sine wave.	49
25	Proposed cascaded multilevel inverter topology for RL load	51
26	41-level inverter with MOSFETs as the reverse current switches. The inverter can load with power factor of 1 to 0.96	54
27	Gate driver circuit connections for the proposed multilevel inverter switch; (a) without reverse current switch; (b) with reverse current switch	55
28	The connections of FPGA, driver circuit and MOSFET in main inverter circuit	59
29	The logic circuit that produces the switching pulses for the MOSFETs	63
30	Altera DE1 Board	65
31	The proposed inverter output waveform is divided into 2500 divisions. Each division is assigned with a counter number from 0 to 2499.	67
32	The cell switching time in order to create the stepped-wave that follows closely the fundamental sine waveform shape	69
33	The prototype aircraft inverter components; a) cascaded cells switches – 5 unit module; b) H-bridge; c) MOSFETs driver – 5 unit module	81

H-bridge function test result

35	Test set up for driver circuit function test	85
36	The FPGA output verification test. LEDs are used to make the output logic states visible	87
37	The prototype aircraft inverter full hardware assembly output test set up	90
38	The prototype aircraft inverter full hardware assembly output test set up on the test bench	91
39	The gate-to-source voltage for MOSFETs M_0 , M_{10} and M_{20} in relation with inverter output V_L waveform	93
40	Gate-to-source voltage oscilloscope for MOSFETs M_0 , M_{10} and M_{20} ; a) V_{GS0} ; (b) V_{GS10} ; (c) V_{GS20}	94
41	H-bridge input voltage, V_0 waveform; a) simulation result; b) experimental result	97
42	, Q Y H U W H U R X W S X W Z L W result	100
43	, Q Y H U W H U R X W S X W Z L W experimental result	101
44	, Q Y H U W H U R X W S X W Z L W experimental result	102
45	The prototype aircraft inverter	105

LIST OF ABBREVIATIONS

AC	alternating current	
AD	Airworthiness Directives	
BJT	bipolar junction transistor	
СМ	common mode	
D	drain terminal (MOSFET)	
DC	direct current	
EMC	electromagnetic compatibility	
FAA	Federal Aviation Administration	
FET	field effect transistor	
FPGA	field-programmable gate array	
G	gate terminal (MOSFET)	
GTO	gate turn-off thyristor	
HDL	hardware description language	
IEEE	The Institute of Electrical and Electronics Engineers	
IGBT	insulated gate bipolar transistor	
LED	light emitting diode	
MEA	more electric aircraft	
MOSFET	metal-oxide-semiconductor field effect transistor	
Ni-Cad	nickel-cadmium	
РСВ	printed circuit board	
PWM	pulse width modulation	
R	resistive	

RAT	ram air turbine
RL	resistive-inductive
S	source terminal (MOSFET)
SCR	silicon controlled rectifier
THD	total harmonics distortion
TRIAC	triode for alternating current
VF	variable frequency
VHDL	VHSIC hardware description language
VHSIC	very-high-speed integrated circuits
VSCF	variable speed constant frequency

C

CHAPTER 1

INTRODUCTION

1.1 Overview

Inverter is one of the most widely used power electronics device in the world today. The application of inverters can be found in three main categories; power supply, motor drives and active filters [1]. Among the many types of inverters, the multilevel inverter is fast emerging as a popular choice in many industrial applications, from oil and gas, power plant to power quality devices [2-3].

The main advantage of this type of power inverter is that it can produce output that is almost resembles the clean sinusoidal output waveform. The staircase output waveform produced by multilevel inverter helps to reduce lower level harmonics while increasing power quality. It also reduces the voltage stress of each individual power switching devices.

Multilevel inverter design concept is where cascaded dc power supplies are connected using semiconductor power switches to synthesize a staircase or stepped voltage waveform. There are several advantages of this design compared with two-level inverter that uses high frequency switching as in the case of PWM technique – the staircase waveform quality means that the output voltage is generated with very low distortion, reduced dv/dt stress and also electromagnetic compatibility (EMC); smaller common mode (CM) voltage therefore reduce the stress on the bearings of a motor connected to a multilevel inverter; and low distortion in input current drawn by the multilevel inverter [4-9].

Multilevel inverter also can operate in both fundamental switching frequency and high PWM switching frequency. Higher switching frequency however, as in the case of PWM inverter will produce higher switching losses [4, 6].

Other cascaded multilevel inverter advantages are the number of possible output voltage levels is more than twice the number of dc sources [4] and the higher number dc sources or cells are used, the blocking voltage (OFF voltage) requirement of each power switches become smaller – allowing a lower voltage rating power switches used.

The main disadvantage of the multilevel inverter is the high number of power switching devices needed in each design [4-5, 9-10]. This will increase the size of the overall inverter circuit and may increase the space occupied by the inverter in the system. Subsequently, it also increases the power losses in the conducting switches (usually in the form of heat) and also reduces the voltage available at the output terminal due to accumulation of voltage drops across each of the conducting switches. So, it is practical to reduce the number of switches and also the number of conducting switches during inverter operations in order to minimize the heat losses and output voltage drop, as this will increase the overall efficiency of the inverter.

1.2 Problem statement

One of the disadvantages of the multilevel H-bridge is the high number of power switching devices needed in each design [4]. This will increase losses in the circuit as the accumulated losses in each of the turned-on switches increases, along with the increase of the size of the overall inverter circuit and may increase the space occupied by the inverter in the system. Babaei and Hosseini [10], has proposed that the H-bridge topology can be replaced with only two switches for one cell instead of four, plus another four (H-bridge) at the output terminals (to reverse the polarity). This will greatly reduced the number of power switches needed. Although the number of switches is successfully reduced in [10], the amount of switches in the topology and also the number of switches turned-on at any instances of the inverter operation is still considerably high. A new topology can be proposed to further reduce the number of the switches in the overall design and the number of switches needed to be turned-on at any time of the inverter operation.

Another disadvantage of the multicell topology such as the cascaded multilevel inverter is the requirement of independent cells for the inverter input. The favourable design is that the inverter should be supplied with only one dc supply as creating multiple dc outputs from a single dc source will complicate the design. Homeyer et al [11] came up with a design that use transformer to create multiple independent dc supplies for the multilevel inverter. However, the design become quite complicated as the dc supply is converted into ac before being fed to the transformer primary. The transformer secondary is multiple windings and each secondary windings output will be rectified to get multiple dc outputs before being fed into the multilevel inverter to get the desired stepped sine wave. This dc-to-ac-to-dc-to-ac is expected to increase the harmonics of the output wave. While Esfandiari et al [12-15] improved design using dc-to-ac-to-ac in order to create multiple independent power supplies. The inclusion of the transformer in the design [11-15] means that the weight and size of the whole inverter design will be increased. The multiple conversion stages and the transformer also contribute to the loss and reducing the efficiency of the inverter. Liao et al [16] experimented with capacitors to replace all the independent cells but one, and concluded that capacitor voltage regulation is not achievable in the tested design.

Multilevel inverter also requires quite a high number of switches, as discussed earlier. At any instance during the operation of a multilevel inverter, several power switches need to be operated simultaneously, and this will create some disadvantages such as,

- reduced available voltage at the output terminal due to accumulated voltage drop across all the operating switches,
- relatively high power loss due to accumulated I²R losses and thermal losses in each switches, and
- high number of components needed in each design.

This thesis will present a novel approach in multilevel inverter circuit design in order to reduce the number of power switches needed and therefore increase the inverter efficiency, reduce losses, minimize the number of components and consequently reduce the inverter size and minimize space consumed.

1.3 Aim and objectives

The aim of this research work is to design and build a cascaded multilevel inverter with a minimum number of switches possible. The inverter will be following the specifications laid in the total harmonics distortion (THD) requirement according to the IEEE standard 519-1992.

In order to achieve the stated aim above, several objectives of this research are set out as below,

- 1. To design a single phase 400Hz, 115V cascaded multilevel inverter,
- 2. To create a new cascaded multilevel inverter topology with minimum number of switches and minimum number of conducting switches, and
- 3. To develop a Verilog program for FPGA that can be used to synthesize cascaded multilevel inverter switching signals and the Verilog program can also be used for other cyclical digital systems

1.4 Scope of work

This research has several limitations:

- the prototype inverter power supply come from independent dc cells instead of a single-dc-source system,
- 2. the inverter prototype is consist of only the main inverter circuit, the power switches driver circuits and the switching signal generator circuit,
- 3. the load used for inverter operational test has a low power, and
 - 4. the load used for inverter operational test is not dynamic load but only passive load resistive load and complex load with lagging power factors.

1.5 Chapters synopsis

This thesis is divided into five chapters, Chapter 1 – Introduction, Chapter 2 – Literature Review, Chapter 3 – Methodology, Chapter 4 – Results and Discussion, and Chapter 5 – Conclusion.

Chapter 1 briefly discusses the usage and role of inverter in electrical power system, such as in power supply, motor drives and active filters. This chapter describes the issues and problems and also the advantages and disadvantages of the cascaded multilevel inverter. This chapter also states the aim and objectives of this research and the scope of work on how the research is done, particularly the limitations that need to be considered in order to achieve the aim and objectives of the research.

Chapter 2 discusses in details the types of inverters in the electrical power system both from the technology and historical point of view. Apart from that, the chapter also explains the cascaded multilevel inverter topologies, from the conventional cascaded Hbridge multilevel inverter to the currently improved topologies. The advantages and disadvantages of cascaded multilevel inverter also explored in this chapter. The power switching devices and switching signal strategies also briefly mentioned in the chapter.

Chapter 3 describes in details the design process of the prototype inverter, from the design concept to the power devices switching strategy in order to get the correct inverter output according to the electrical power system requirements. The chapter discusses the comparisons of the available cascaded multilevel inverter topologies with the proposed

new cascaded multilevel inverter topology. In doing so, the advantages of the proposed new cascaded multilevel inverter topology are highlighted. The chapter also explains the process of writing the program for the FPGA to transform the FPGA into the switching signal generator for the prototype inverter that design based on the proposed new cascaded multilevel inverter topology.

Chapter 4 shows the results of the functional and operational tests of each module in the prototype inverter based on proposed 41-level new cascaded multilevel inverter topology. The modules are namely the cascaded switching cells (stepped wave synthesizer), the H-bridge, the driver circuit and the switching signal generator circuit (consist of an oscillator and a FPGA). Then the modules are connected in a single assembly and tested to get the inverter output. The test results are shown in the form of tables and graphs. The results are divided into simulation and experimental results, with the simulation results is what are expected, and the experimental result come from the hardware assembly tests. The data then analyzed and discussed.

Finally Chapter 5 summarizes the thesis and relates the results with the objectives stated in Chapter 1, whether the objectives are achieved and how the limitations of the research have any effect on the results and research outcome. Chapter 5 also suggests the future research that can be based on the thesis and improvements that can be made to this research work.

REFERENCES

- K.A. Tehrani, I. Rasoanarivo, F. Sargos, "Power loss calculation in two different multilevel inverter models (2DM²)", Electric Power Systems Research 2011 Vol 81(2) Page(s) 297-307
- [2] L.G. Franquelo, J. Rodriguez, J.I. Leon, S. Kouro, R. Portillo, M.A.M. Prats, "The age of multilevel converters arrives", Industrial Electronics Magazine 2008, IEEE, Vol 2(2) Page(s) 28 – 39
- [3] M. Malinowski, K. Gopakumar, J. Rodriguez, M.A. Pe'rez, "A Survey on Cascaded Multilevel Inverters", IEEE Transactions on Industrial Electronics 2010, Vol 57(7) Page(s) 2197 – 2206
- [4] S. Khomfoi, L. M. Tolbert, Chapter 17, Multilevel Power Converters, "Power Electronics Handbook", Editor-in-chief M. H. Rashid, Academic Press, 2007, Page(s) 451-482
- [5] K. Corzine, Chapter 6, Multilevel Converters, "The Power Electronics Handbook", Industrial Electronics Series, Edited by T. L. Skvarenina, CRC Press, 2002, pp. 6.1-6.23
- [6] J. Rodriguez, J. Lai, F. Z. Peng, "Multilevel Inverters: A Survey of Topologies, Controls, and Applications", IEEE Transactions on Industrial Electronics, Volume 49, No. 4, 2002, pp. 724-738
- [7] I. Colak, E. Kabalci, R. Bayindir, "Review of multilevel voltage source inverter topologies and control schemes", Energy Conversion and Management 2011 Vol 52(2) Page(s) 1114-1128
- [8] E. Babaei, M. S. Moeinian, "Asymmetric cascaded multilevel inverter with charge balance control of a low resolution symmetric subsystem", Energy Conversion and Management 2010 Vol 51(11) Page(s) 2272-2278
- [9] E. Babaei, S.H. Hosseini, G.B. Gharehpetian, M. Tarafdar Haque, M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology", Electric Power Systems Research 2007 Vol 77(8) Page(s) 1073-1085
- [10] E. Babaei, S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches", Energy Conversion and Management, Volume 50, Issue 11, November 2009, Page(s) 2761-2767

- [11] W. G. Homeyer, E. E. Bowles, S. P. Lupan, P. S. Walia, M. A. Maldonado, "Advanced power converters for More Electric Aircraft applications", Energy Conversion Engineering Conference, 1997, IECEC-97, Proceedings of the 32nd Intersociety, Volume: 1, Page(s): 591 – 596
- [12] E. Esfandiari, N. Mariun, "Experimental Results of 47-level Switch-Ladder Multilevel Inverter", IEEE Transactions on Industrial Electronics, 2012, Vol PP(99), Page(s): 1
- [13] E. Esfandiari, N. Mariun, M.H. Marhaban, A. Zakaria, "Switch-ladder: reliable and efficient multilevel inverter", Electronics Letters, 2010, Vol 46(9), Page(s): 646 - 647
- [14] E. Esfandiari, N. Mariun, "Bypassing the short-circuit faults in the switch-ladder multi-level inverter", IEEE Symposium on Industrial Electronics and Applications (ISIEA), 2011, Page(s): 128 - 132
- [15] E. Esfandiari, N. Mariun, M.H. Marhaban, A. Zakaria, "Fundamental of an efficient and reliable staircase multilevel inverter for photovoltaic application", IEEE PES/IAS Conference on Sustainable Alternative Energy (SAE), 2009, Page(s): 1 – 8
- J. Liao, K. Wan, M. Ferdowsi, "Cascaded H-bridge Multilevel Inverters A Reexamination", Vehicle Power and Propulsion Conference, 2007, VPPC 2007, IEEE, Page(s): 203 – 207
- [17] E.L. Owen, "History Origin of the inverter", IEEE Industry Applications Magazine, 1996, Volume 2, Issue 1, Page(s): 64 66
- [18] R.B. Owens, D.W. Hawksworth, H.W. Doubrava, "Armature Reactions in a Rotary Converter", Transactions of the American Institute of Electrical Engineers, 1897, Volume XIV, Issue 1, Page(s): 457 - 468
- [19] J.E. Brittain, "Electrical Engineering Hall of Fame: John A. Fleming", Proceedings of the IEEE 2007, Volume 95, Issue 1, Page(s): 313 - 315
- [20] R. von Lieben, Kathodenstrahlenrelais, Kaiserliches Patentamt, Patentschrift Nr. 179807, 1906
- [21] F.N. Tompkins, "The Parallel Type Inverter", Transactions of the American Institute of Electrical Engineers, 1932, Volume 51, Issue 3, Page(s): 707 714
- [22] Mike Tooley, David Wyatt, "Aircraft Electrical and Electronic Systems: Principles, Maintenance and Operation", Elsevier Ltd., 2009, Page(s) 131-132

- [23] C. P. Hayes, L. L. Ray, "400-Cycle Inverters for Military Aircraft", American Institute of Electrical Engineers, Transactions of the Volume: 64, Issue: 5, 1945, Page(s): 233 – 237
- [24] R. L. Boylestad, L. Nashelsky, "Electronic Devices and Circuit Theory, 7th Edition", Prentice-Hall Inc, 1999, Page(s) 679-714
- [25] F. Gourash, A. G. Birchenough, "Design Analysis and Performance of a 2.5 kVA Static Iverter Pulse-Width-Modulated", NASA Technical Note, NASA TN D-5586, 1970
- [26] R. K. Garg, A. Dixit, P. Yadav, "Basic Electronics", Laxmi Publications (P) Ltd, 2008, Page(s) 299-300
- [27] M. Macellari, U. Grasselli, L. Schirone, "An on-board inverter controlled by the waveform switching technique", Aerospace Conference, 2006
- [28] R. De Maglie, G. Osvald, J. Engstler, A. Engler, J. P. Carayon, "Optimized 70kW power inverter dedicated to future aircraft applications", 13th European Conference on Power Electronics and Applications, 2009. EPE'09, Page(s): 1 10
- [29] Yan Qun-min, Shi Yan-dong, Ning-fei; Feng Yi, "The Modeling and Simulate for Aircraft Secondary Electric Power Supply Based on Saber", WRI World Congress on Computer Science and Information Engineering, 2009, Volume 2, Page(s): 218 – 222
- [30] G. L. Basile, S. Buso, S. Fasolo, P. Tenti, P. Tomasin, "A 400 Hz, 100 kVA, digitally controlled UPS for airport installations", Industry Applications Conference, 2000. Conference Record of the 2000 IEEE Volume: 4, 2000, Page(s): 2261 - 2268
- [31] Haibin Zhu, Yaohua Li, Zixin Li, Ping Wang, "Design and Performance Analysis of High Power Static 400-Hz Supply", Asia-Pacific Power and Energy Engineering Conference, 2009, APPEEC 2009, Page(s): 1 4
- [32] Zhang Housheng, Zhao Yanlei, Li Haidong, "Design of three-phase intermediate frequency aviation power based on single chip microcomputer", 2nd International Conference on Computer Engineering and Technology (ICCET), Volume: 4, 2010, Page(s): V4-669 V4-672
- [33] Chunxi Liu, Chi Sun, Wenhua Hu, "Proportional-resonant controller of high power 400Hz inverter in stationary frame", International Conference on Electrical Machines and Systems, 2008, ICEMS 2008, Page(s): 1772 – 1777

- [34] Chunxi Liu, Weiming Ma, Chi Sun, Wenhua Hu, "Research on digital control design of high power middle frequency 400Hz inverter power", IEEE 6th International Power Electronics and Motion Control Conference, 2009, IPEMC'09, Page(s): 1544 – 1549
- [35] Liu Chun-xi, Ma Wei-ming, Sun Chi, Hu Wen-hua, "Research on Harmonics Suppression in High Power Middle Frequency 400Hz Inverter", Asia-Pacific Power and Energy Engineering Conference, 2009. APPEEC 2009, Page(s): 1 – 4
- [36] N.F. Mailah, M.S. Saidin, S.S.T. Othman, "Simulation and construction of single phase Flying Capacitor Multilevel Inverter", IEEE Student Conference on Research and Development (SCOReD), 2010, Page(s): 401 404
- [37] N.F. Mailah, S.S.T. Othman, I. Aris, M. Norhisam, M.Z.A. Abdul Kadir, H. Tsuyoshi, Y. Hiroaki, "Harmonics reduction of three phase five-level Neutral-Point-Clamped Multilevel Inverter", IEEE International Conference on Power and Energy (PECon), 2012, Page(s): 13 17
- [38] Zhiguo Pan, F.Z. Peng, "Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems", Industry Applications Conference, 2004, 39th IAS Annual Meeting, Conference Record of the 2004 IEEE, Vol. 4, Page(s): 2194 - 2201
- [39] R.A. Ahmed, S. Mekhilef, W.P. Hew, "New multilevel inverter topology with minimum number of switches", TENCON 2010 Page(s) 1862 1867
- [40] M.R. Banaei, E. Salary, "New multilevel inverter with reduction of switches and gate driver", Energy Conversion and Management 2011 Vol 52(2) Page(s) 1129-1136
- [41] S. Ramkumar, V. Kamaraj, S. Thamizharasan, S. Jeevananthan, "A new series parallel switched multilevel dc-link inverter topology", International Journal of Electrical Power & Energy Systems 2012 Vol 36(1) Page(s) 93-99
- [42] E. Babaei, M.F. Kangarlu, F.N. Mazgar, "Symmetric and asymmetric multilevel inverter topologies with reduced switching devices", Electric Power Systems Research 2012 Vol 86 Page(s) 122-130
- [43] J. N. Chiasson, B. Ozpineci, L. M. Tolbert, "A Five-Level Three-Phase Hybrid Cascade Multilevel Inverter Using a Single DC Source for a PM Synchronous Motor Drive", Twenty Second Annual IEEE Applied Power Electronics Conference, APEC 2007, Page(s): 1504 – 1507

- [44] J. Liao, M. Ferdowsi, "An improved cascaded H-bridge multilevel inverter controlled by an unbalanced voltage level sigma-delta modulator", IEEE Vehicle Power and Propulsion Conference, 2008, VPPC '08, Page(s): 1 5
- [45] J. Liao, K. Corzine, M. Ferdowsi, "A new control method for single-dc-source cascaded H-bridge multilevel converters using phase-shift modulation", Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition, 2008, APEC 2008, Page(s): 886 – 890
- [46] S. Vazquez, J. I. Leon, L.G. Franquelo, J. J. Padilla, J. M. Carrasco, "DC-Voltage-Ratio Control Strategy for Multilevel Cascaded Converters Fed With a Single DC Source", IEEE Transactions on Industrial Electronics, Volume: 56, Issue: 7, 2009, Page(s): 2513 – 2521
- [47] Zhong Du, L. M. Tolbert, B. Ozpineci, J. N. Chiasson, "Fundamental Frequency Switching Strategies of a Seven-Level Hybrid Cascaded H-Bridge Multilevel Inverter", IEEE Transactions on Power Electronics, Volume: 24, Issue: 1, 2009, Page(s): 25 – 33
- [48] Zhong Du, B. Ozpineci, L. M. Tolbert, "Modulation Extension Control of Hybrid Cascaded H-bridge Multilevel Converters with 7-level Fundamental Frequency Switching Scheme", IEEE Power Electronics Specialists Conference, 2007, PESC 2007, Page(s): 2361 – 2366
- [49] A.K. Panda, Y. Suresh, Research on cascade multilevel inverter with single DC source by using three-phase transformers, International Journal of Electrical Power & Energy Systems 2012, Vol 40(1) Page(s) 9-20
- [50] B. Huang, L. Xia, Z. Wu, W. Zhou, A Novel Technique of SVPWM Based on H-Bridge Cascaded Multilevel Inverter, Energy Procedia 2011, Vol 13 Page(s) 3097-3103
- [51] B. Han, S. Baek, H. Kim, Static synchronous series compensator based on cascaded H-bridge inverter, Electric Power Systems Research 2003, Volume 65(2) Page(s) 159-168
- [52] F. Khoucha, S.M. Lagoun, K. Marouani, A. Kheloui, M. El Hachemi Benbouzid, Hybrid Cascaded H-Bridge Multilevel-Inverter Induction-Motor-Drive Direct Torque Control for Automotive Applications, IEEE Transactions on Industrial Electronics 2010, Vol 57(3) Page(s) 892 – 899

[53]

- [54] F. Khoucha, M.S. Lagoun, A. Kheloui, M. El Hachemi Benbouzid, A Comparison of Symmetrical and Asymmetrical Three-Phase H-Bridge Multilevel Inverter for DTC Induction Motor Drives, IEEE Transactions on Energy Conversion 2011, Vol 26(1) Page(s) 64 – 72
- [55] Y.M. Park, J.Y. Yoo, S.B. Lee, Practical Implementation of PWM Synchronization and Phase-Shift Method for Cascaded H-Bridge Multilevel Inverters Based on a Standard Serial Communication Protocol, IEEE Transactions on Industry Applications 2008, Vol 44(2) Page(s) 634 – 643
- [56] E. Villanueva, P. Correa, J. Rodriguez, M. Pacas, Control of a Single-Phase Cascaded H-Bridge Multilevel Inverter for Grid-Connected Photovoltaic Systems, IEEE Transactions on Industrial Electronics 2009, Vol 56(11) Page(s) 4399 – 4406
- [57] Zhong Du, B. Ozpineci, L.M Tolbert, J.N. Chiasson, DC–AC Cascaded H-Bridge Multilevel Boost Inverter With No Inductors for Electric/Hybrid Electric Vehicle Applications, IEEE Transactions on Industry Applications 2009, Vol 45(3) Page(s) 963 – 970

[58]

- [66] JM. Berge, A. Fonkoua, S. Maginot, J. Rouillard, Vhdl Designer's Reference, Kluwer Academic Publishers, 1992, Page(s) 316-317
- [67] V.S. Bagad, VLSI Design, Technical Publications Pune, 2009, Page(s) 3.4-3.5
- [68] R.C. Cofer, B. Harding, Rapid System Prototyping With FPGAs, Elsevier, 2006, Page(s) 109-111
- [69] D. Thomas, P. Moorby, The Verilog Hardware Description Language 5th Edition, Springer Science + Business Media, 2008, Page(s) 1-2

