



**UNIVERSITI PUTRA MALAYSIA**

**HARDWARE IMPLEMENTATION OF RC4A STREAM CIPHER  
ALGORITHM**

**ABDULLAH AL NOMAN**

**FK 2007 30**



# **HARDWARE IMPLEMENTATION OF RC4A STREAM CIPHER ALGORITHM**

**By**

**ABDULLAH AL NOMAN**

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia, In  
Fulfillment of the Requirement for the Degree of Masters of Science**

**January 2007**



## **DEDICATION**

The Thesis is dedicated  
To

My Parents  
**Dr. Abdullah Al Mamun and Late Amatun Nur Salina**

My grandparents  
**Late Amanat Ullah and Hiron Nesa**

My Wife  
**Dr. Teyeba Begum**

&

My Son  
**Labib Ahmad**



Abstract of the thesis presented to the Senate of Universiti Putra Malaysia in fulfillment of the requirements for the degree of Master of Science

## **HARDWARE IMPLEMENTATION OF RC4A STREAM CIPHER ALGORITHM**

By

**ABDULLAH AL NOMAN**

**January 2007**

**Chairman: Roslina Mohd Sidek, PhD.**

**Faculty: Engineering**

The security of sensitive information against ‘prying eyes’ has been of prime concern throughout the centuries. Therefore, a mechanism is required to guarantee the security and privacy of information. Under the existing circumstances cryptography is the only convenient method for protecting information transmitted through communication networks. The hardware implementation of cryptographic algorithms plays an important role because of growing requirements of high speed and high level secure communications.

Accordingly, in this research attempt is taken to develop a faster and reliable cryptographic hardware by implementing one of the stream ciphers, RC4A in hardware. Verilog Hardware Description Language (HDL) and top down design methodology has been used to design the hardware implemented in this thesis. For hardware implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. The designed



hardware consumed 480 logic elements, 146 I/Os, and 10,240 bits memory. The hardware implementation achieved the data transfer rate of 22.28 MB/S in a clock frequency of 33.33 MHz. The implementation is able to support variable key lengths from 8 bits up to 512 bits. Unlike other stream ciphers, the proposed implementation generates two output streams at a time, whereas others generate only one output stream. So, user may use any of keystream which increase the unpredictability of the key as well as security.



Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Master Sains

**PELAKSANAAN PERKAKASAN BAGI ALGORITMA ALIRAN KOD RAHSIA  
RC4A**

Oleh

**ABDULLAH AL NOMAN**

**Januari 2007**

**Pengerusi: Roslina Mohd Sidek, PhD.**

**Fakulti: Kejuruteraan**

Keselamatan terhadap kebocoran maklumat yang sensitif daripada pengetahuan pihak yang tidak dibenarkan menjadi suatu kebimbangan sejak berkurun lamanya. Justeru itu, suatu mekanisma diperlukan untuk memastikan keselamatan dan kerahsiaan maklumat. Kriptografi merupakan satu-satunya cara yang paling mudah untuk melindungi maklumat yang dihantar melalui jaringan komunikasi. Implementasi perkakasan dalam algoritma kriptografi memainkan peranan yang sangat penting disebabkan oleh peningkatan keperluan terhadap komunikasi yang berkelajuan tinggi dan tinggi jaminan keselamatannya.

Melalui kajian ini, usaha diambil untuk membangunkan cip kriptografi yang lebih laju dan mempunyai kebolehpercayaan yang tinggi melalui implementasi salah satu daripada aliran kod rahsia, RC4A di dalam perkakasan. Implementasi perkakasan yang



dicadangkan di dalam tesis ini menggunakan bahasa perihalan perkakasan dan metodologi rekabentuk atas bawah. Bagi rekabentuk implementasi perkakasan, *Altera Field Programmable Gate Array (FPGA), EP20K200EFC484-2X* daripada keluarga *APEX, APEX 20KE* telah digunakan. Rekabentuk perkakasan ini mengandungi 480 elemen logik, 146 masukan/keluaran dan ingatan sebanyak 10,240 bits. Implementasi perkakasan ini telah mencapai kadar penghantaran data sebanyak 22.28 MB/S dalam frekuensi jam sebanyak 33.33 MHz. Implementasi ini mampu menyokong pelbagai jenis panjang kunci dari 8 bits hingga 512 bits. Tidak seperti aliran kod rahsia yang lain yang hanya boleh menjana satu keluaran aliran, aliran kod rahsia ini boleh menjana dua keluaran stream pada masa yang sama. Dengan ini, pengguna boleh menggunakan mana-mana kekunci yang dapat meningkatkan ketidaktentuan kekunci disamping meningkatkan juga keselamatan.



## Acknowledgement

In the name of Allah (God), The Merciful, the Compassionate.

Indeed Allah (God) is with those who fear Him and those who do good. [Qur'an 16:128]

Glory be unto You! We have no knowledge save that which You have taught us; You are All-Knowing All Wise. [Qur'an 2:32.]

*Bismillah*, “In the name of Allah (God),” is the start of all things good. Me too shall start with it.

First of all I bear in mind the Greatness of Allah (God) The Merciful, the Compassionate, from Him do we seek help, allow me to complete this work successfully. All praise be to Allah (God), the Sustainer of All the Worlds, and blessings and peace be upon our Prophet Muhammad (SA) and on all his Family and Companions.

Credit for much of the work described in this thesis belongs to my Supervisor, Dr Roslina Mohd Sidek, for her insight, guidance, and patience. She provided an excellent research environment, left me enough freedom to do things the way I thought they should be done, and was always available to discuss ideas and problems. I would also like to thank my committee member Assoc. Professor Dr. Abdul Rahman b. Ramli. Their doors were always open for me to get help and suggestions whenever needed. It is beyond doubt that without their assistance, it was impossible for me to complete this thesis work.





I also would like to say that I should never forget Dr. Liakat Ali, for me previous supervisor. During his short stay he helped me a lot to streamline this thesis.

Appreciation also to my parents, who provided the item of greatest worth - opportunity. Thank you for standing by me through the many trials and decisions of my educational career. I would like to thank my parents in law, uncles, aunties, grandparents, cousins. Special thanks go out to my younger brother Abdullah Al Makin for his unconditional help throughout my life.

I owe a lot to my friend Rafizi Affandi for his contributions in the proposed research. Our conversations and work together have greatly influenced this thesis.

My appreciation and thanks to all around my surrounding especially Mehdi & his family, Oliullah vi, Dr. Ekram & his family, Dr. Rowsan & his family, Dr. Awal & his family, Eyakub vi, Sadat vi, Lotus vi, Zia vi, Asad vi, all my school, college and university friends.

At the end, my sincere gratitude goes to my wife Dr. Teyeba for her constant encouragement and supports. Her sacrifice for me is beyond description. Thanks also to my son, Labib Ahmad, who was a great joy and motivation for me.



I certify that an Examination Committee has met on date of viva to conduct the final examination of Abdullah Al Noman on his Master of Science thesis entitled "Hardware implementation of RC4A Stream Cipher Algorithm" in accordance with Universiti Pertanian Malaysia (Higher Degree) Act 1980 and Universiti Pertanian Malaysia (Higher Degree) Regulations 1981. The Committee recommends that the candidate be awarded the relevant degree. Members of the Examination Committee are as follows:

**Sudhanshu Sheker Jamuar, PhD**

Professor  
Faculty of Engineering  
Universiti Putra Malaysia  
(Chairman)

**Syed Javaid Iqbal, PhD**

Lecturer  
Faculty of Engineering  
Universiti Putra Malaysia  
(Internal Examiner)

**Mohd Nizar Hamidon, PhD**

Lecturer  
Faculty of Engineering  
Universiti Putra Malaysia  
(Internal Examiner)

**Mohd Alauddin Mohd Ali, PhD**

Professor  
Faculty of Engineering  
Universiti Kebangsaan Malaysia  
(External Examiner)

---

**HASANAH MOHD. GHAZALI, PhD**

Professor/Deputy Dean  
School of Graduate Studies  
Universiti Putra Malaysia

Date: 9 August 2007



This thesis submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfillment of the requirement for the degree of Master of Science. The members of the Supervisory Committee are as follows:

**Roslina Mohd Sidek, PhD**

Lecturer

Faculty of Engineering,  
Universiti Putra Malaysia  
(Chairman)

**Abdul Rahman B. Ramli, PhD**

Associate Professor

Faculty of Engineering  
Universiti Putra Malaysia  
(Member)

---

**AINI IDERIS, PhD**

Professor/Dean

School of Graduate Studies  
Universiti Putra Malaysia

Date: 9 August 2007



## **DECLARATION**

I hereby declare that the thesis is based on my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.

---

**ABDULLAH AL NOMAN**

Date: 2 August 2007



## TABLE OF CONTENTS

	<b>Page</b>
<b>DEDICATION</b>	ii
<b>ABSTRACT</b>	iii
<b>ABSTRAK</b>	v
<b>ACKNOWLEDGEMENTS</b>	vii
<b>APPROVAL</b>	ix
<b>DECLARATION</b>	xi
<b>LIST OF TABLES</b>	xiv
<b>LIST OF FIGURES</b>	xv
<b>LIST OF ABBREVIATIONS</b>	xix
<b>CHAPTER</b>	
<b>1 INTRODUCTION</b>	
1.1 Introduction to Cryptography	1.1
1.2 Modern Cryptography	1.4
1.2.1 Symmetric-key cryptography	1.4
1.2.2 Pubic key cryptography	1.5
1.3 Stream cipher	1.6
1.4 Motivation	1.7
1.5 Scope	1.9
1.6 Objectives	1.10
1.7 Outline of Thesis	1.10
<b>2 LITERATURE REVIEW</b>	
2.1 Cryptography Applications	2.1
2.2 Information Security	2.2
2.3 Cryptographic goals	2.3
2.4 Description of some popular stream cipher	2.4
2.4.1 Description of A5/1	2.5
2.4.2 Description of W7	2.7
2.4.3 Description of E0	2.8
2.4.4 Description of HELIX	2.9
2.4.5 Description of RC4	2.10
2.5 RC4A	2.13
2.6 Related Work on Hardware Implementation of Several Stream Ciphers	2.16
2.7 Summary	2.18
<b>3 HARDWARE IMPLEMENTATION</b>	
3.1 Introduction	3.1
3.2 Architecture of the Hardware	3.2



3.2.1	Controller	3.4
3.2.2	Datapath	3.5
3.2.3	Storage Unit	3.6
3.2.4	Key Unit	3.11
3.2.5	Multiplexer	3.11
3.3	Operation of the Proposed Implemented Hardware	3.13
3.3.1	Initialization of RAMs	3.13
3.3.2	Key set-up	3.14
3.3.3	Key stream generation	3.16
3.4	Software and Hardware Tools for Proposed Implemented Hardware	3.16
3.4.1	Verilog HDL in Designing the Hardware	3.17
3.4.2	Quartus II and Nios Development Kit for Hardware Implementation	3.17
3.4.3	Development of a Graphical User Interface (GUI) using Borland C++ Builder	3.19
3.5	Design Methodology	3.20
3.6	Performance Evaluation	3.22
3.6.1	Area (Slice) for an FPGA	3.22
3.6.2	Clock Frequency	3.23
3.6.3	Throughput	3.23
3.6.4	Time	3.24
3.6.5	Clock cycle	3.24
3.6.6	Through to area ratio	3.24
3.6.7	Security of the Proposed Hardware Implementation	3.24
3.7	Summary	3.29
<b>4</b>	<b>RESULTS AND DISCUSSION</b>	
4.1	Introduction	4.1
4.2	EDA Design and Simulation of the Proposed Hardware Implementation	4.1
4.3	Hardware Implementation of the Design	4.8
4.4	Implementation Results	4.8
4.5	Performance Analysis and Comparison With Other Stream Ciphers	4.11
4.6	Security Analysis of the Proposed Implemented Hardware Design	4.18
4.7	Summary	4.46
<b>5</b>	<b>CONCLUSION</b>	
5.1	Conclusion	5.1
5.2	Suggestion for future Research work	5.3
	<b>REFERENCES</b>	<b>R.1</b>



## **APPENDICES**

A1	Top-Down Design Methodology	A.2
A2	Quartus Design Flow Diagram	A.3
A3	Verilog Code for Controller Module	A.4
A4	Verilog Code for datapath Module	A.6
A5	Compilation Report of the Hardware Implementation	A.12
A6	Generated Output Stream	A.15
A7	Complete set and length of splitted sequence for “z1” for Coupon Collector's Test	A.16
A8	Complete set” and length of splitted sequence for “z2” for Coupon Collector's Test	A.20

## **LIST OF PUBLICATION FROM THE RESEARCH**

P.1

## **BIODATA OF THE AUTHOR**

B.1



## LIST OF TABLES

<b>Tables</b>		<b>Pages</b>
2.1	Some information security objectives	2.3
2.2	Algorithm of KSA	2.12
2.3	Algorithm of PRNG	2.12
2.4	Algorithm of KSA (K) (for RC4A)	2.14
2.5	Algorithm of PRGA (S1, S2) (for RC4A)	2.14
2.6	Cipher performance and area comparison	2.18
3.1	Truth Table/Functionality (RAMs of Storage Unit)	3.8
3.2	Output ports (RAMs of Storage Unit)	3.8
3.3	Input ports (RAMs of Storage Unit)	3.9
3.4	Input ports (Multiplexer)	3.12
3.5	Output ports (Multiplexer)	3.12
3.6	Truth table/ Functionality (Multiplexer)	3.13
4.1	FPGA Implementation Results	4.8
4.2	Timing Results of various stages	4.9
4.3	Clock cycle of various stages	4.9
4.4	Hardware performance of various stream ciphers	4.12
4.5	Timing of KSA of different ciphers	4.13
4.6	Performance of RC4A and RC4	4.14
4.7	Comparison of Key length of different ciphers	4.15





<b>Tables</b>		<b>Pages</b>
4.8	“Complete set” and length of splitted sequence for ‘z1’	4.25
4.9	Comparison of expected length to the measured length for ‘z1’	4.25
4.10	“Complete set” and length of splitted sequence for ‘z2’	4.26
4.11	Comparison of expected length to the measured length for ‘z2’	4.27
4.12	Probability of length of “gaps” for ‘z1’	4.35
4.13	Probability of length of “gaps” for ‘z2’	4.36
4.14	Number of appearance of blocks at ‘z1’	4.38
4.15	Number of appearance of blocks at ‘z2’	4.39
4.16	Rank test for 8x8 matrix	4.41
4.17	Rank test for 8x6 matrix	4.41
4.18	Rank test for 8x8 matrix	4.42
4.19	Rank test for 8x6 matrix	4.42
4.20	Statistical Test Results for Proposed Hardware Implementation of RC4A	4.46



## LIST OF FIGURES

<b>Figures</b>	<b>Pages</b>
1.1 Encryption and Decryption	1.2
1.2 Symmetric Key Cryptography	1.4
1.3 Public Key Cryptography	1.6
2.1 Schematic Diagram of A5/1	2.6
2.2 General structure of Helix	2.10
2.3 Block Diagram Showing the RC4A Algorithm	2.15
3.1 Functional block diagram of the proposed hardware	3.2
3.2 Schematic diagram of the proposed hardware implementation	3.3
3.3 Schematic diagram of the controller	3.4
3.4 State diagram of the controller	3.4
3.5 Schematic diagram of the Datapath	3.5
3.6 Symbolic diagram of the RAMs	3.7
3.7 Schematic diagram of the Storage and Key Unit	3.10
3.8 Symbolic diagram of the Multiplexer	3.12
3.9 Flowchart showing the implemented RC4A Algorithm	3.15
3.10 Nios Development board	3.18
3.11 GUI for observing generated keystream	3.20
3.12 Nios Development board and Byteblaster cable	3.22
4.1(a) EDA Simulation result of proposed hardware implementation	4.4
4.1(b) EDA Simulation result of proposed hardware implementation	4.4
4.1(c) EDA Simulation result of proposed hardware implementation	4.5



<b>Figures</b>	<b>Pages</b>
4.1(d) EDA Simulation result of proposed hardware implementation	4.5
4.1(e) EDA Simulation result of proposed hardware implementation	4.6
4.1(f) EDA Simulation result of proposed hardware implementation	4.6
4.2(a) EDA Simulation result showing arithmetic operation of 'i' and 'j1'	4.7
4.2(b) EDA Simulation result showing arithmetic operation of 'i' and 'j2'	4.7
4.3 Output signal ('doprga') of the hardware implementation	4.10
4.4 Simulation result for generated key stream 'z1' and 'z2'	4.16
4.5 GUI showing the generated key stream 'z1' and 'z2'	4.17
A1 Flow chart of the Top-down Design Methodology	A.2
A2 Quartus design flow	A.3



## LIST OF ABBREVIATIONS

CPLD	Complex Programmable Logic Device
CLB	Configurable Logic Blocks
ESB	Embedded System Block
EDA	Electronic Design Automation
ECB	Electronic Codebook
FPGA	Field Programmable Gate Array
GUI	Graphical User Interface
GSM	Global System for Mobile communication
HDL	Hardware Description Language
IC	Integrated Circuit
I/O	Input/Output
KSA	Key Scheduling Algorithm
LPM	Linear Parameterized Module
LUT	Look up tables
LAB	Logic Array Block
LFSR	Linear Feedback Shift Registers
OFB	Output Feedback
OVI	Open Verilog international
PRGA	Pseudo Random number Generation Algorithm
PRNG	Pseudorandom Number Generator
RAM	Random Access Memory



SOPC	System-On-a-Programmable-Chip
SOC	System On a Chip
SDRAM	Static Dynamic RAM
UART	Universal Asynchronous Receiver and Transmitter
VHDL	Very High Speed Hardware Description Language
WEP	Wired Equivalent Privacy
WLAN	Wireless Local Area Network



## **TITLE**

# **HARDWARE IMPLEMENTATION OF RC4A STREAM CIPHER ALGORITHM**

## **ABSTRACT**

The security of sensitive information against ‘prying eyes’ has been of prime concern throughout the centuries. Therefore, a mechanism is required to guarantee the security and privacy of information. Under the existing circumstances cryptography is the only convenient method for protecting information transmitted through communication networks. The hardware implementation of cryptographic algorithms plays an important role because of growing requirements of high speed and high level secure communications.

Accordingly, in this research attempt is taken to develop a faster and reliable cryptographic hardware by implementing one of the stream ciphers, RC4A in hardware. Verilog Hardware Description Language (HDL) and top down design methodology has been used to design the hardware implemented in this thesis. For hardware implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. The designed hardware consumed 480 logic elements, 146 I/Os, and 10,240 bits memory. The hardware implementation achieved the data transfer rate of 22.28 MB/S in a clock



frequency of 33.33 MHz. The implementation is able to support variable key lengths from 8 bits up to 512 bits. Unlike other stream ciphers, the proposed implementation generates two output streams at a time, whereas others generate only one output stream. So, user may use any of keystream which increase the unpredictability of the key as well as security.

## Chapter 1

### INTRODUCTION

#### 1.1 Introduction to Cryptography

The term "cryptography" ("secret writing") derived from the Greek word *kryptós*, "hidden" and *gráphein*, "to write" is often used to refer to the field as a whole, as is "cryptology" ("the study of secret writing"). The study of how to circumvent the use of cryptography is called "cryptanalysis" or, loosely, "code breaking." The term "cryptology" originally designated for the "study of secret writing" for purposes of maintaining and/or breaching the security of "cryptography" ("secret writing").


Cryptography or cryptology is a field of mathematics and computer science concerned with information security and related issues, particularly encryption. Technically, "cryptography" refers to the use and practice of cryptographic techniques and "cryptology" to refer to the subject as a field of study; despite this, the term "cryptography" is often used to refer to the entire field. Cryptography is an interdisciplinary subject, drawing from several fields. Older forms of cryptography were chiefly concerned with patterns in language. More recently, the emphasis has shifted, and cryptography makes extensive use of mathematics, particularly discrete mathematics, including topics from number theory, information theory, computational complexity, statistics and combinatorics. Cryptography is also considered a branch of engineering, but





it is considered to be an unusual one as it deals with active, intelligent and malevolent opposition. Cryptography is a tool used within computer and network security [10, 11, 19, and 24].

Until modern times, cryptography referred almost exclusively to encryption, the process of disguising a message in such a way as to hide its substance. The message or the original information is known as plain text. The encrypted message is known as cipher text. Decryption is the reverse, turning cipher text back into plaintext. A cipher is a pair of algorithms which perform this encryption and the reversing decryption. A key is a piece of information that controls the operation of a cryptography algorithm. In encryption, a key specifies the particular transformation of plaintext into cipher text, or vice versa during decryption. For encryption,  $c=e_k(m)$ , where  $m$  is the plaintext,  $e$  is the encryption function,  $k$  is the secret key,  $c$  is the cipher text. For decryption,  $m=d_k(c)$ , where  $m$  is the plaintext,  $d$  is the decryption function,  $k$  is the secret key,  $c$  is the cipher text. Encryption and decryption is presented in Figure 1.1.



**Figure 1.1: Encryption and Decryption.**

Historically, cryptography was concerned solely with encryption; that is, means of converting information from its normal, comprehensible form into an incomprehensible