



**UNIVERSITI PUTRA MALAYSIA**

***MARCH-BASED DIAGNOSIS ALGORITHM FOR STATIC RANDOM-ACCESS  
MEMORY STUCK-AT FAULTS AND TRANSITION FAULTS***

**MASNITA BINTI MAT ISA**

**FK 2012 118**

**MARCH-BASED DIAGNOSIS ALGORITHM FOR STATIC RANDOM-  
ACCESS MEMORY STUCK-AT FAULTS AND TRANSITION FAULTS**



**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia,  
in Fulfillment of the Requirements for the Degree of Master of Science**

**January 2012**

This thesis is dedicated to

My parent,

Mat Isa bin Wahab & Piah binti Saman

My brothers and sisters,

And

My nephews and nieces.

Haziq, Athirah, Wafiy, Humairah, Widad, Insyirah,

Tariq, Sara, Balqish, Batrisya, Huda and Khaulah.

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment  
of the requirement for the degree of Master of Science

**MARCH-BASED DIAGNOSIS ALGORITHM FOR STATIC RANDOM-  
ACCESS MEMORY STUCK-AT FAULTS AND TRANSITION FAULTS**

By

**MASNITA BINTI MAT ISA**

**January 2012**

**Chairman: Roslina bt. Mohd. Sidek, PhD**

**Faculty : Engineering**

The fast growing of technologies has enabled the Static Random Access Memories (SRAMs) to contain higher density of cell array which make it prone to be affected by defects. This factor contributes to challenges faced in the area of memory testing. Functional test is a standard testing procedure to determine the functionality of the memory by performing a sequence of read write operations to detect faults. March tests are widely used during functional testing due to its higher fault coverage and less time complexity. March tests are developed based on functional fault model (FFM) such as stuck-at faults (SAFs), transition faults (TFs) and coupling faults (CFs). Recent March tests have incorporate a diagnostic capability that enables faults not only to be detected but also distinguished. The diagnosis capability of March tests are verified based on generated fault syndromes dictionary that correspond to the detection of targeted faults during read operations. However, existing March tests with diagnostic capability were not able to distinguish between SAFs and TFs.

Therefore, this thesis proposed a new two phase algorithm based on March tests to specifically distinguish the two faults.

The fault syndrome based on read operations of the proposed algorithm is generated to determine its diagnostic capability. The SAFs and TFs are able to be distinguished from each other when different syndromes are generated for each fault. The fault syndromes are then validated by simulating the sequence of propose algorithms on defect free test circuit and test circuit that contains defects mapped to SAFs and TFs. The test circuit consists of write circuitry, six transistors (6T) SRAM cell and sense amplifier circuit. The simulation also includes the testing of MATS++ and March C-algorithms in order to verify the circuit functionality and validate the types of defects belong to both SAFs and TFs. Findings shows that the propose algorithm generates different fault syndromes for SAFs and TFs hence make them distinguishable. Results obtained from simulation validate the generated fault syndromes thus confirmed the ability of this algorithm to detect and distinguish between SAFs and TFs.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai  
memenuhi keperluan untuk ijazah Master Sains

**ALGORITMA DIAGNOSIS STATIC RANDOM-ACCESS MEMORY  
BERDASARKAN ALGORITMA MARCH UNTUK KESALAHAN STUCK-  
AT DAN KESALAHAN TRANSISI**

Oleh

**MASNITA BINTI MAT ISA**

Januari 2012

**Pengerusi: Prof. Madya Roslina bt. Mohd. Sidek, PhD**

**Fakulti: Kejuruteraan**

Teknologi yang berkembang pesat telah membolehkan Static Random Access Memory (SRAM) mengandungi kepadatan pelbagai sel yang tinggi yang membuatkan ia mudah terkesan oleh kecacatan. Faktor ini menyumbang kepada cabaran yang dihadapi di dalam bidang ujian memori. Ujian fungsi merupakan prosedur ujian biasa untuk menentukan keberkesanan memori dengan menggunakan urutan operasi bacaan dan tulisan untuk mengesan kerosakan. Ujian March digunakan secara meluas semasa ujian fungsi disebabkan oleh liputan kesalahannya yang lebih tinggi dan kurang kerumitan masa. Ujian March dibangunkan berdasarkan kepada model kesalahan fungsi (FFM) seperti kesalahan stuck-at (SAFs), kesalahan transisi (TFs) dan kesalahan bergandingan (CFs). Ujian March yang terkini telah menggabungkan kebolehan diagnostik yang membolehkan kesalahan dikesan dan juga dibezaikan. Kebolehan diagnostik ujian March disahkan berdasarkan kepada kumpulan sindrom kesalahan yang dijana berdasarkan kepada pengesanan kesalahan

yang dikenalpasti semasa operasi bacaan. Walaubagaimanapun, ujian March dengan kebolehan diagnostik yang sedia ada tidak mampu untuk membezakan diantara SAFs dan TFs. Oleh itu, tesis ini mencadangkan algoritma dua fasa yang baru berdasarkan kepada ujian March khusus untuk membezakan kedua-dua kesalahan.

Sindrom kesalahan berdasarkan kepada operasi bacaan algoritma yang dicadangkan di keluarkan untuk mengenalpasti kemampuan diagnostiknya. SAFs and TFs mampu untuk dibezakan antara satu sama lain apabila sindrom yang berbeza dijana untuk setiap kesalahan. Sindrom kesalahan akan di sahkan dengan simulasi algoritma yang dicadangkan keatas litar ujian tanpa kesalahan dan litar ujian yang mengandungi kecacatan yang mewakili SAFs dan TFs. Litar ujian mengandungi litar tulisan, enam transistor (6T) SRAM sel dan litar penguat pengesanan. Simulasi juga turut melibatkan ujian algoritma MATS++ dan March C- untuk mengesahkan fungsi litar dan mengesahkan jenis kecacatan milik kedua-dua SAFs dan TFs. Hasil ujian menunjukkan algoritma yang dicadangkan menjana sindrom kesalahan yang berbeza untuk SAFs dan TFs yang membuatkan mereka dapat dibezakan. Keputusan yang didapati dari simulasi mengesahkan sindrom kesalahan yang dijana sekaligus mengesahkan keupayaan algoritma ini untuk mengesan dan membezakan antara SAFs dan TFs.

## **ACKNOWLEDGEMENTS**

Alhamdulillah.

Great thanks and appreciation goes to my supervisory committee, Dr Roslina Mohd Sidek, Dr Wan Zuha Wan Hasan and Dr Izhal Abd. Halin for the help and support.

Special thank goes to all my family members (Adik, A.G., et al.,) and friends (Julie, Azura, Zawati, housemate of 2022, et al.,) for help, support, encouragement and understanding.



I certify that a Thesis Examination Committee has met on 31 January 2012 to conduct the final examination of Masnita Mat Isa on his thesis entitled “March-Based Diagnosis Algorithm for Static Random-access Memory Stuck-at Faults and Transition Faults” in accordance with the Universities and University Colleges Act 1971 and the Constitution of the Universiti Putra Malaysia [P.U.(A) 106] 15 March 1998. The committee recommends that the student be awarded the Master of Science.

Members of the Examination Committee were as follows:

**Suhaidi bin Shafie, PhD**

Senior Lecturer

Faculty of Engineering

Universiti Putra Malaysia

(Chairman)

**Maryam binti Mohd Isa, PhD**

Senior Lecturer

Faculty of Engineering

Universiti Putra Malaysia

(Internal Examiner)

**Nasri bin Sulaiman, PhD**

Senior Lecturer

Faculty of Engineering

Universiti Putra Malaysia

(Internal Examiner)

**Norhayati binti Soin, PhD**

Associate Professor

Faculty of Engineering Building

University of Malaya

(External Examiner)

---

**SEOW HENG FONG, PhD**

Professor and Deputy Dean

School of Graduate Studies

Universiti Putra Malaysia

Date: 21 May 2012

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfillment of the requirement for the degree of **Master of Science**. The members of the Supervisory Committee were as follows:

**Roslina bt. Mohd. Sidek, PhD**

Associate Professor

Faculty of Engineering

Universiti Putra Malaysia

(Chairman)

**Wan Zuha Wan Hasan, PhD**

Faculty of Engineering

Universiti Putra Malaysia

(Member)

**Izhal Abd Halin, PhD**

Faculty of Engineering

Universiti Putra Malaysia

(Member)

---

**BUJANG BIN KIM HUAT, PhD**

Professor and Dean

School of Graduate Studies

Universiti Putra Malaysia

Date:

## **DECLARATION**

I declare that the thesis is my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously, and is not concurrently, submitted for any other degree at Universiti Putra Malaysia or at any other institution.

**MASNITA BINTI MAT ISA**

Date: 31 January 2012

## TABLE OF CONTENTS

	<b>Page</b>
<b>DEDICATION</b>	ii
<b>ABSTRACT</b>	iii
<b>ABSTRAK</b>	v
<b>ACKNOWLEDGEMENTS</b>	vii
<b>APPROVAL</b>	viii
<b>DECLARATION</b>	x
<b>LIST OF TABLES</b>	xiv
<b>LIST OF FIGURES</b>	xviii
<b>LIST OF ABBREVIATIONS</b>	xxii

### **CHAPTER**

<b>1</b>	<b>INTRODUCTION</b>	
1.1	Introduction	1
1.2	Motivation	5
1.3	Problem Statement	6
1.4	Contribution of Work	8
1.5	Research Objectives	8
1.6	Scope of Work	8
1.7	Thesis Layout	9
<b>2</b>	<b>LITERATURE REVIEW</b>	
2.1	Introduction	11
2.2	Semiconductor Memories	11
2.3	SRAM Architecture	13
2.4	SRAM Testing	15
2.4.1	Functional Fault Models (FFMs)	15
2.4.2	Defect of SAFs and TFs	19
2.4.3	March Test	22
2.5	Fault Detection of SAFs and TFs	25
2.6	Fault Diagnosis of SAFs and TFs	30
2.7	Summary	39
<b>3</b>	<b>RESEARCH AND METHODOLOGY</b>	
3.1	Introduction	40
3.2	Development of proposed March-based Diagnosis Algorithm	42
3.3	Development of Test Circuit	50
3.4	Defect free SRAM test circuit	51
3.4.1	6T SRAM Cell Design	53
3.4.2	Write Driver Circuit	57
3.4.3	Sense Amplifier Circuit	58
3.4.4	Pre charge Circuit	60

3.4.5	Test bench	61
3.4.6	Simulation results	62
3.5	Test Circuit With Defect	66
3.5.1	SA0 Fault Model Test Circuit	68
3.5.2	SA0 Simulation Results	70
3.5.3	SA1 Fault Model Test Circuit	71
3.5.4	SA1 Simulation Results	72
3.5.5	TF $\langle\uparrow/0\rangle$ Fault Model Test Circuit	74
3.5.6	TF $\langle\uparrow/0\rangle$ Simulation Results	75
3.5.7	TF $\langle\downarrow/1\rangle$ Fault Model Test Circuit	76
3.5.8	TF $\langle\downarrow/1\rangle$ Simulation Results	78
3.6	Summary	80
<b>4</b>	<b>RESULTS AND DISCUSSION</b>	
4.1	Introduction	82
4.2	Proposed Algorithm Phase 1	82
4.2.1	Proposed Algorithm Phase 1 on SA0 Fault Model Test Circuit	84
4.2.2	Proposed Algorithm Phase 1 on TF $\langle\downarrow/1\rangle$ Fault Model Test Circuit	87
4.2.3	Proposed Algorithm Phase 1 on SA1 Fault Model Test Circuit	90
4.2.4	Proposed Algorithm Phase 1 on TF $\langle\uparrow/0\rangle$ Fault Model Test Circuit	92
4.3	Proposed Algorithm Phase 2	95
4.3.1	Proposed Algorithm Phase 2 on SA1 Fault Model Test Circuit	97
4.3.2	Proposed Algorithm Phase 2 on TF $\langle\uparrow/0\rangle$ Fault Model Test Circuit	99
4.4	Summary	102
<b>5</b>	<b>CONCLUSION</b>	
5.1	Conclusion	103
5.2	Tasks Achieved to accomplished the objectives	103
5.3	Suggestions and Future Work	104
<b>REFERENCES / BIBLIOGRAPHY</b>		106
<b>APPENDICES</b>		110
<b>BIODATA OF STUDENT</b>		155
<b>LIST OF PUBLICATIONS</b>		156