



UNIVERSITI PUTRA MALAYSIA

**DUAL-SAMPLING SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTER
IMPLEMENTATION IN FIELD-PROGRAMMABLE GATE ARRAY**

MOHD SYHRIL BIN NOOR SHAH

FK 2013 65



UPM
UNIVERSITI PUTRA MALAYSIA
BERILMU BERBAKTI

**DUAL-SAMPLING SIGMA-DELTA ANALOG-TO-DIGITAL
CONVERTER IMPLEMENTATION IN FIELD-
PROGRAMMABLE GATE ARRAY**

By

MOHD SYAHRIL BIN NOOR SHAH

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia
in Fulfillment of the Requirements for the Degree of Master of Science**


July 2013

COPYRIGHT

All material contained within the thesis, including without limitation text, logos, icons, photographs and all other artwork, is copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from the copyright holder. Commercial use of material may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright © Universiti Putra Malaysia





Dedication

TO MY BELOVED WIFE, SONS, FAMILIES AND FRIENDS

© COPYRIGHT UPM

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment of the requirements for the degree of Master of Science

**DUAL-SAMPLING SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTER
IMPLEMENTATION IN FIELD-PROGRAMMABLE GATE ARRAY**

By

MOHD SYAHRIL BIN NOOR SHAH

July 2013

Chairman: Maryam Mohd Isa, PhD

Faculty: Engineering

With the latest advancement in field-programmable gate array (FPGA) technology, the analog-to-digital converter (ADC) can now be integrated within the FPGA digital fabric without the need for an external ADC chip. Realization of the ADC is possible by utilizing the low voltage differential signaling (LVDS) pin pair available on the FPGA chip along with some external passive components. The implementation of ADC in the FPGA chip has a few advantageous where the cost, board space and components are reduced. The FPGA no longer needs an external ADC to be integrated with the analog interfaces.

FPGA implementation of ADC structures such as successive approximation register (SAR) and sigma-delta ADC are considered and their performances are evaluated. In a close loop digital controller application such as motor controller, it requires a fast ADC conversion to drive a motor with a quick feedback response. SAR ADC is capable of fast conversion time while the sigma-delta ADC sacrifices a fast

conversion time for accuracy. However, the SAR ADC conversion contains errors in FPGA implementation and sigma-delta ADC is too slow for a practical close loop system.

A dual-sampling sigma-delta (DSSD) ADC is proposed utilizing the potential of the sigma-delta ADC and maximizing the usage of FPGA. The proposed ADC is capable of sampling both clock edges instead of the conventional single edge sampling. The sampled analog signal is feedback through an RC filter network which will be tracked and compared with the analog input signal. The result for each clock edges are summed to obtain the final converted digital word. Thus, the workload is distributed since the sampling data is divided into two clock edges. It allows faster data processing and maximizing data throughput. The aim of this research is to reduce the ADC conversion time while maintaining the quality of the signal converted. The performance of the DSSD ADC is compared with other ADC structures implemented in FPGA.

The performance of the proposed ADC structure is written in verilog hardware description language (HDL) and evaluated using the Altera Cyclone II FPGA chip on a Development and Education (DE) II board. The results show the proposed 8-bit DSSD ADC with 27 MHz sampling clock provides the ADC with 1 least significant bit (LSB) error, 4.8 μ s conversion time and a bandwidth of 104.1 kHz. The DSSD ADC structure has improved from the conventional sigma-delta structure which is 3 LSBs, 9.4 μ s conversion time and bandwidth of 53.2 kHz.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Master Sains

**PELAKSANAAN DWI-PENSAMPELAN PENUKAR ANALOG-KE-DIGITAL
SIGMA-DELTA DALAM TATASUSUNAN GET BOLEH ATUR CARA-
MEDAN**

Oleh

MOHD SYAHRIL BIN NOOR SHAH

Julai 2013

Pengerusi: Maryam Mohd Isa, PhD

Fakulti: Kejuruteraan

Dengan kemajuan terkini dalam teknologi tatasusunan get boleh atur cara medan (FPGA), penukar analog ke digital (ADC) kini boleh disepadukan dalam persekitaran digital FPGA tanpa keperluan cip ADC luaran. Adalah mungkin untuk merealisasikan ADC dengan menggunakan sepasang pin isyarat perbezaan voltan rendah (LVDS) yang terdapat pada cip FPGA dengan beberapa komponen-komponen pasif luaran. Pelaksanaan ADC dalam cip FPGA lebih memberi kebaikan kerana dapat mengurangkan kos, ruang papan dan komponen. FPGA tidak lagi bergantung kepada mana-mana ADC luaran untuk berintegrasi dengan perantaraan muka analog.

Pelaksanaan FPGA dengan struktur-stuktur ADC seperti daftar penghampiran berturutan (SAR) dan ADC sigma-delta dipertimbangkan dan prestasinya dinilai.

Dalam aplikasi pengawal digital gelung tutup seperti pengawal motor memerlukan penukaran ADC yang cepat supaya dapat memandu motor dengan sambutan suap balik yang cepat. ADC SAR mampu memberikan penukaran masa yang cepat

manakala ADC sigma-delta mengorbankan masa penukaran cepat untuk ketepatan. Walau bagaimanapun, penukaran SAR ADC mengandungi ralat-ralat dalam pelaksanaan FPGA dan ADC sigma-delta adalah terlalu lambat untuk sistem gelung tutup praktikal.

Sebuah ADC dwi-pensampelan sigma-delta (DSSD) adalah dicadangkan untuk menggunakan potensi ADC sigma-delta dan untuk memaksimumkan penggunaan FPGA. ADC yang dicadangkan mampu membuat persampelan di kedua-dua pinggir jam daripada pensampelan pinggir tunggal yang biasa. Isyarat analog yang disampel disuap balik melalui rangkaian penapis RC yang akan dikesan dan dibandingkan dengan isyarat masukan analog. Hasil bagi setiap pinggir jam dijumlahkan untuk mendapatkan perkataan digital yang akhir. Oleh itu, beban kerja teragih disebabkan data telah tebahagi kepada dua pinggir jam. Ia membolehkan data diproses dengan lebih cepat dan memaksimumkan pemprosesan data. Tujuan kajian ini adalah untuk mengurangkan masa penukaran ADC disamping mengekalkan kualiti isyarat yang ditukar. Prestasi ADC DSSD dibandingkan dengan struktur-struktur ADC yang lain bagi pelaksanaan dalam FPGA.

Prestasi struktur ADC yang dicadangkan ditulis dalam bahasa verilog penerangan perkakasan (HDL) dan dinilai menggunakan cip FPGA Altera Cyclone II pada papan pembangunan dan pendidikan (DE) II. Keputusannya menunjukkan ADC 8-bit yang dicadangkan dengan jam persampelan 27 MHz memberikan ralat keluaran 1 bit paling kecil (LSB), masa penukaran 4.78 μ s dan lebar jalur 105.2 kHz. Struktur DSSD ADC telah menambah baik struktur sigma-delta yang lazim iaitu 3 LSBs, masa penukaran 9.4 μ s dan lebar jalur 53.2 kHz.

ACKNOWLEDGEMENTS

All praise be for God, the Almighty and only Creator, with Whose will, blessings and guidance allow the successful accomplishment of this research.

The greatest and sincere gratitude is expressed to my respectful supervisor, Dr. Maryam Mohd Isa for her guidance, valuable advice and kind support throughout the research, all of which have been of great value to this study. I owe my gratitude to my co-supervisor, Associate Prof. Dr. Mohd Nizar Hamidon for his remarkable advice, help and encouragement in completing this thesis.

The same appreciation goes to my wife with whose time, help and support has contributed much to this research. A deepest appreciation also goes to my parents, Associate Prof. Dr. Noor Shah Saad and Samsiah Ahmad, in-laws, siblings and relatives for their support and prayers for the success of this research. Appreciation also goes to the UPM Faculty of Engineering for providing adequate facilities throughout the research.

Lastly, it is a great pleasure for me to thank all those who had supported me in whatever aspect in the duration of completing this research that made this thesis possible.



© COP YRIGHT UPM


This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Master of Science. The members of the Supervisory Committee were as follows:

Maryam Mohd Isa, PhD

Senior Lecturer
Faculty of Engineering
Universiti Putra Malaysia
(Chairman)

Mohd Nizar Hamidon, PhD

Associate Professor
Faculty of Engineering
Universiti Putra Malaysia
(Member)



BUJANG BIN KIM HUAT, PhD

Professor and Dean
School of Graduate Studies
Universiti Putra Malaysia

Date:

DECLARATION

I declare that the thesis is my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously and is not concurrently, submitted for any other degree at Universiti Putra Malaysia or other institutions.



MOHD SYHRIL BIN NOOR SHAH

Date: 29 July 2013

TABLE OF CONTENTS

	Page
DEDICATION	ii
ABSTRACT	iii
ABSTRAK	v
ACKNOWLEDGEMENTS	vii
APPROVAL	viii
DECLARATION	x
LIST OF TABLES	xiii
LIST OF FIGURES	xiv
LIST OF ABBREVIATIONS	xviii
CHAPTER	
I	
INTRODUCTION	1
1.1 Brief Introduction	1
1.2 Problem Statement	3
1.3 Aims and Objectives	4
1.4 Scope of Work	4
1.5 Thesis Outline	7
II	
LITERATURE REVIEW	9
2.1 Field-Programmable Gate Array (FPGA)	9
2.1.1 ADC implementation by LVDS	11
2.2 Sigma-Delta ADC	15
2.2.1 Sigma-Delta Modulator	16
2.2.2 Decimation	19
2.3 SAR ADC	24
2.3.1 R2R DAC	26
2.4 Overview on the Research Approaches	29
2.4.1 Quartus II	29
2.4.2 SignalTap II Logic Analyzer	30
2.4.3 Altera DE-II	31
III	
METHODOLOGY	32
3.1 SAR ADC FPGA Implementation	32
3.2 Sigma-Delta ADC FPGA Implementation	34
3.2.1 Sigma-Delta ADC Integrator Determination	35
3.2.2 Sigma-Delta ADC Decimation	35
3.2.3 Sigma-Delta ADC Conversion Time Improvement	36
3.3 DSSD Design	37
3.3.1 DSSDM	38
3.3.2 Integrator Determination	40
3.3.3 Decimation	40

	3.3.4 EOC Triggering	44
	3.4 PSIM Simulation	45
	3.5 DSSD ADC Programming and FPGA Simulation Approach	47
	3.5.1 DSSDM Module	51
	3.5.2 Decimation Module	51
	3.5.3 EOC Module	53
	3.5.4 DSSD Main Module	54
	3.6 FPGA implementation	54
	3.6.1 Device setup	55
	3.6.2 Hardware setup	56
	3.6.3 FPGA ADC Hardware and Measurement Setup	57
IV	RESULT AND DISCUSSION	61
	4.1 SAR ADC evaluation	61
	4.1.1 SAR ADC DC Analysis	62
	4.1.2 SAR ADC AC Analysis	67
	4.2 Sigma-Delta ADC Evaluation	72
	4.2.1 Sigma-Delta ADC DC Performance	72
	4.2.2 Sigma-Delta ADC AC Performance	75
	4.3 DSSD ADC Evaluation	80
	4.3.1 DSSD ADC PSIM Simulation	80
	4.3.2 DSSD ADC Module Simulation	82
	4.3.3 DSSD ADC DC Performance	85
	4.3.4 DSSD ADC AC Performance	87
	4.3.5 Higher Frequency Sinusoidal Waveform	92
	4.4 Summary of Findings	94
V	CONCLUSION AND RECOMMENDATION	96
	5.1 Conclusion	96
	5.2 Future Recommendation	97
	REFERENCES	98
	APPENDICES	103
	A DSSD ADC Verilog HDL	103
	B DE-II pin Configuration Manual	113
	BIODATA OF STUDENT	118
	LIST OF PUBLICATIONS	119