



UNIVERSITI PUTRA MALAYSIA

***DESIGN OF SEGMENTED 14-BIT LOW POWER CURRENT STEERING
DIGITAL TO ANALOG CONVERTER***

SOLMAZ RASTEGAR MOGHADDAM MANSOURI

FK 2011 87


**DESIGN OF SEGMENTED 14-BIT LOW POWER CURRENT STEERING
DIGITAL TO ANALOG CONVERTER**

By

SOLMAZ RASTEGAR MOGHADDAM MANSOURI

**Thesis Submitted to the School of Graduate Studies, University Putra Malaysia,
in Fulfillment of the Requirements for the Degree of Master of Science**

April 2011



*Dedicated to
My dearest parents
For their extensive love
and
Their endless care*

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment of the requirement for the degree of Master of Science

**DESIGN OF SEGMENTED 14-BIT LOW POWER CURRENT STEERING
DIGITAL TO ANALOG CONVERTER**

By

SOLMAZ RASTEGAR MOGHADDAM MANSOURI

April 2011

Chairman: Izhah B. Abdul Halin, D.Eng

Faculty: Engineering

Digital to Analog Converter (DAC) function is to convert a given string of digital input into an analog voltage or current value. Due to its functionality, DACs is considered an essential system used to interface between digital and analog systems. The past few decades have seen many methods of realizing DAC circuits such as the resistive ladder networks, binary-weighted structure, pulse-width modulators, thermometer-coded architecture and hybrid structures. These implementations have yielded high resolution and high performance DACs that find application generally in consumer electronics, automotive industry and even in the medical field. For example video signal processing and wireless communications

apply DACs capable of handling data at speeds of several hundreds of mega samples per second with a resolution of 12 to 14 bits.

According to literature, majority of the advanced DACs used in these devices concentrate on low power architectures. To achieve low power, they utilize current-steering circuits consisting of either the binary-weighted structure, thermometer-coded (unary) architecture or by taking the advantage of both methods in a segmented DAC architecture. For any given digital input code, the current steering circuits are responsible for generating the analog output value and are also responsible for static power dissipation. However, available DACs do not focus on reducing the static power dissipation. Moreover, static power dissipation will rise as future applications must demand for higher resolution DACs which translate to an increase in current sources that dissipate even more static power.

This work proposes a method to address the static power dissipation of a high-resolution 14-bit DAC. The DAC consists of a digital module and an analog module. The analog module consists of switched current sources and arrays of current cells which contribute much to static power dissipation. To allow for low static power dissipation, unselected current sources are put in hibernation mode. In this mode the cells operate at half of their nominal currents. Towards this end, the transistors in the current sources still operate in the saturation region but at half their nominal current which translates to a reduction in static power dissipation.

On the other hand, the digital module is designed using latch circuits, thermometer decoder circuits and latency equalizer circuits. This work also highlights the novel design and simulation of the latency equalizer circuit that is used to synchronize different segments of the DAC during its operation. This circuit introduces delays to currents generated from the many current cells in order for them to arrive simultaneously at the current summing node. The design is optimized in order for the DAC to operate at a speed of 100MHz.

As a proof of concept, the TSMC 0.18 μ m technology is used to design and simulate the DAC. It is shown that a 50% reduction of current in hibernation mode which is from 256 μ A to 128 μ A, allows the total power dissipation of the DAC to be 25mW at an operation speed of 100MHz. Functionality simulation reveal that the designed DAC has an INL and DNL of less than 0.5 LSB, respectively. When compared to specifications of similar DACs in literature, the total power consumption of this DAC which is approximately 25mW exhibits approximately 69% improved power dissipation.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Master Sains

**REKABENTUK DALAM SEGMENT 14-BIT KUASA PEMANDU ARUS
RENDAH PENUKAR DIGITAL KE ANALOG**

Oleh

SOLMAZ RASTEGAR MOGHADDAM MANSOURI

April 2011

Pengerusi: Izhah B. Abdul Halin, PhD

Fakulti: Kejuruteraan

Penukar digital ke analog (DAC) adalah untuk menukar rentetan data digital kepada voltan analog atau arus. Oleh kerana fungsinya, DACs dianggap satu sistem yang penting digunakan untuk berhubung antara sistem digital dan analog. Beberapa dekad yang lalu telah menyaksikan banyak kaedah litar DAC direalisasikan seperti rangkaian tangga perintang, struktur berwajaran binari, modular nadi-lebar, senibina termometer berkod dan struktur hibrid. Ini telah menghasilkan pelaksanaan resolusi tinggi dan DACs prestasi tinggi yang diaplikasikan secara amnya dalam elektronik, industri automotif dan juga dalam bidang perubatan. Sebagai contoh pemprosesan isyarat video dan komunikasi tanpa wayar memerlukan DACs yang mampu mengendalikan data pada kelajuan beberapa ratusan mega sampel sesaat dengan resolusi 12 hingga 14 bit.

Menurut kajian terdahulu, majoriti DACs digunakan dalam alat-alat ini memberi tumpuan kepada seni bina yang kuasa rendah. Untuk mencapai kuasa yang rendah, mereka menggunakan litar current-steering yang terdiri daripada sama ada struktur berwajaran binari, seni bina termometer berkod (unari) atau menggabungkan dengan menggunakan kelebihan daripada kedua-dua kaedah dalam senibina DAC yang berlainan. Untuk mana-mana kod input digital yang diberikan, litar current-steering bertanggungjawab untuk menghasilkan nilai output analog dan juga bertanggungjawab untuk pelepasan kuasa statik. Walau bagaimanapun, DACs yang sedia ada tidak memberi tumpuan kepada mengurangkan pelepasan kuasa statik. Selain itu, pelepasan kuasa statik akan meningkat sejajar dengan aplikasi pada masa depan yang menuntut untuk menggunakan DACs yang beresolusi lebih tinggi atau bermaksud peningkatan dalam sumber arus yang melepaskan lebih kuasa statik.

Penyelidikan ini mencadangkan satu kaedah untuk menangani masalah pelepasan kuasa statik dalam 14-bit DAC beresolusi tinggi. DAC ini terdiri daripada modul digital dan modul analog. Modul analog terdiri daripada sumber arus dan barisan sel arus yang menyumbang banyak kepada pelepasan kuasa statik. Bagi membolehkan pelepasan kuasa statik rendah, sumber arus yang tidak dipilih akan dimasukkan ke dalam mod hibernasi. Dalam mod ini, sel beroperasi pada separuh daripada arus nominalnya. Bagi tujuan ini, transistor dalam sumber arus masih beroperasi di kawasan 'saturation' tetapi pada separuh arus nominalnya yang membawa maksud kepada pengurangan dalam pelepasan kuasa statik.

Sebaliknya, modul digital direka dengan menggunakan litar selak, litar penyahkod

termometer dan litar penyamaan latency. Karya ini juga memaparkan reka bentuk baru dan simulasi litar penyamaan latency yang digunakan untuk menyelaraskan pelbagai segmen DAC semasa operasinya. Litar ini memperkenalkan kelewatan untuk arus yang dijana daripada banyak sel arus bagi membolehkan mereka untuk tiba serentak pada nod jumlah arus. Reka bentuk ini dioptimumkan supaya DAC beroperasi pada kelajuan 100MHz.

Sebagai bukti konsep, teknologi 0.18 μm TSMC digunakan untuk reka bentuk dan simulasi DAC. Ia menunjukkan bahawa pengurangan arus sebanyak 50% dalam mod hibernasi iaitu dari 256 μA kepada 128 μA , membolehkan pelupusan kuasa pada DAC sebanyak 25mW pada kelajuan operasi 100MHz. Simulasi fungsi mendedahkan bahawa DAC direka mempunyai setiap INL dan DNL kurang daripada 0.5 LSB. Jika dibandingkan dengan DACs berspesifikasi sama dalam kajian terdahulu, jumlah penggunaan kuasa dalam DAC ini dalam lingkungan 25mW kira-kira 69% kuasa pelepasan telah diperbaiki .

ACKNOWLEDGEMENTS

In the name of Allah, the Most Beneficent, the Most Merciful

I am extremely thankful to my supervisor, Dr Izhal Abdul Halin for his inspiring encouragement and full support from the initial phase of implementation to completion and for his diligence in reviewing the draft and final copies of the manuscripts.

I would like also to extend my thanks to member of my committee for his guidance, support and encouragement throughout the study period, Associate Professor Dr. Ishak b. Aris.

Finally, I would like to thank my family for their unconditional care until I reach to this point, without their continuous support and precious prayers I could not have been able to finish my research. I know their blessings will always be with me in all my endeavors and I dedicate this success to them. Thanks my beloved family.

I certify that an Examination Committee has met on _____ to conduct the final examination of Solmaz Rastegar Moghaddam Mansouri on her Master of Science thesis “ Design Of Segmented 14-Bit Low Power Current Steering Digital To Analog Converter ” in accordance with Universiti and University Colleges Act 1971 and the Constitution of the Universiti Putra [P.U.(A) 106] 15 March 1998. The Committee recommends that the candidate be awarded the relevant degree.

Members of the Examination Committee are as follows:

Chairman, PhD
Professor
Faculty of Engineering
Universiti Putra Malaysia
(Chairman)

Examiner1, PhD
Associate Professor
Faculty of Engineering
Universiti Putra Malaysia
(Internal Examiner)

Examiner2, PhD
Associate Professor
Faculty of Engineering
Universiti Putra Malaysia
(Internal Examiner)

External Examiner, PhD
Professor
Faculty of Engineering
Universiti Putra Malaysia
(External Examiner)

BUJANG KIM HUAT, PhD
Professor and Deputy Dean
School Of Graduate Studies
University Putra Malaysia

Date:

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfillment of the requirement for the degree of Master of Science. The members of the Supervisory Committee were as follows:

Izhal b. Abdul Halin, D.Eng

Senior Lecturer
Faculty of Engineering
Universiti Putra Malaysia
(Chairman)

Ishak b. Aris , PhD

Associate Professor
Faculty of Engineering
Universiti Putra Malaysia
(Member)

HASANAH MOHD GHAZALI, PhD

Professor and Dean
School Of Graduate Studies
University Putra Malaysia

Date:

DECLARATION

I hereby declare that the thesis is based on my original work except for quotations and citation which have been duly acknowledged. I also declare that it has not been previously, and is not concurrently submitted for any other degree at Universiti Putra Malaysia or other institutions.



**SOLMAZ RASTEGAR
MOGHADDAM
MANSOURI**

Date: 26 April 2011

TABLE OF CONTENTS

	Page
DEDICATION	ii
ABSTRACT	iii
ABSTRAK	vi
ACKNOWLEDGEMENTS	ix
APPROVAL	x
DECLARATION	xii
LIST OF TABLES	xvi
LIST OF FIGURES	xvii
LIST OF ABBREVIATIONS	xx
VHAPTERS:	
1. INTRODUCTION	1
1.1 Introduction	1
1.2 Research Motivations	3
1.3 Research Objectives	4
1.4 Thesis Outline	5
2. LITERATURE REVIEW	6
2.1 Introduction	6
2.2 Implementing Resistive Ladder Converters	7
2.3 Current-Steering Digital to Analog Converter	9
2.3.1 Binary-Weighted Structure	9
2.3.2 Thermometer-Coded Structure	13
2.4 Hybrid Digital to Analog Converters	16
2.5 Performance of Segmented DACs	18
2.5.1 Optimized Percentage of Segmentation	19
2.5.2 Efficiency of the Proposed Logics to Realize Digital to Analog Conversion	22
2.5.3 Current Cells	24
2.5.4 Response Time	28
2.6 Summary	29
3. DESIGN METHODOLOGY	31

3.1	Introduction	31
3.2	Segmented 14-Bit Digital to Analog Converter	31
3.3	Digital Module	34
3.3.1	14-Bit Latch Design	34
3.3.2	Thermometer Decoder	37
3.3.3	Latency Equalizer Circuit	48
3.4	Analog Module	51
3.4.1	The Choice of Reference Current	51
3.4.2	Current Sources	54
3.4.3	Power-Wise Switched Current Source	59
3.4.4	Design of Power-Wise 256 μ A Switched Current Source	63
3.4.5	Design of the 8 μ A Switched Current Source	72
3.4.6	Current Cell	74
3.4.7	Binary-Weighted Current-Steering Structure	77
3.5	Summary	81
4.	SIMULATION RESULTS AND DISCUSSION	82
4.1	Introduction	82
4.2	Digital Module Simulation Results	83
4.2.1	Simulation Waveforms of the 14-Bit Latch (D-Flip Flop)	83
4.2.2	Simulation Waveforms of the Thermometer Decoder	84
4.2.3	Simulation Waveforms of the Latency Equalizer Block	89
4.3	Simulation Results of Analog Module	90
4.3.1	Simulation Waveforms of the Power-Wise Switched Current Source	91
4.3.2	Simulation Waveforms of Array Of 256 μ A Current Cells	93
4.3.3	Simulation Waveforms of the 8 μ A Switched Current Source	95
4.3.4	Simulation Waveforms of Array of 8 μ A Current Cells	96
4.3.5	Simulation Waveforms of Binary-Weighted Structure	97
4.4	Simulation Results of the Proposed 14-Bit DAC	98
4.5	Current Consumption and Settling Time Measurements	100
4.6	Non Linear Errors Measurement	103
4.7	Design Specification	105
4.7.1	Differential Non Linearity and Integral Nonlinearity	106
4.8	Comparison with 14-Bit DACs	108
4.9	Comparison With 12-Bit Dacs	112
4.10	Comparison with Commercial Sample	114
4.11	Conclusion	116
5.	CONCLUSION AND FUTURE WORK	117

5.1 Introduction	117
5.2 Conclusion	117
5.3 Future Work	119
REFERENCES	121
APPENDIX A	124
APPENDIX B	126
BIODATA OF STUDENT	127
LIST OF PUBLICATION	128

