

UNIVERSITI PUTRA MALAYSIA

FABRICATION AND CHARACTERIZATION OF 0.5-um MOSFET BULK SILICON TECHNOLOGY ON THICK BONDED SILICON-ON-INSULATOR SUBSTRATE

WAN FAZLIDA HANIM ABDULLAH

FK 2003 12

FABRICATION AND CHARACTERIZATION OF 0.5-µm MOSFET BULK SILICON TECHNOLOGY ON THICK BONDED SILICON-ON-INSULATOR SUBSTRATE

By

WAN FAZLIDA HANIM ABDULLAH

Thesis submitted to the School of Graduate Studies, Universiti Putra Malaysia in Fulfillment of the Requirement for the Degree of Master of Science

March 2003

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfilment of the requirements for the degree of Master of Science

FABRICATION AND CHARACTERIZATION OF 0.5-µm MOSFET BULK SILICON TECHNOLOGY ON THICK BONDED SILICON-ON-INSULATOR SUBSTRATE

By

WAN FAZLIDA HANIM ABDULLAH

March 2003

Dr. Roslina Mo	nd Sidek
	Dr. Roslina Mol

Faculty : Engineering

The effect of thick film Silicon-On-Insulator (SOI) substrate on device fabrication and performance is studied. Enhancement-type Partially-Depleted SOI MOS device is fabricated on bonded SOI (BSOI) substrate based on bulk silicon MIMOS 0.5 μ m CMOS technology with full compatibility maintained. The substrate employed is commercially available with the specification 1.5 μ m silicon device layer with ±0.5 μ m within wafer variation on 2 μ m buried oxide achieved by bonding followed by mechanical thinning.

Prior to device fabrication, sacrificial oxidation is applied to adjust the top silicon layer thickness. Throughout the fabrication, monitoring steps using spectroscopic reflectometry technique are taken in ensuring enough silicon thickness is left on the top BSOI surface for device construction. To allow comparison of substrate effects, bulk silicon substrates are included in the fabrication as control wafers. Three main electrical parameters were extracted from all sites of all the wafers. Bonded SOI (BSOI) substrate is observed to undesirably increase threshold voltage and decrease drive current capability. Sacrificial oxidation technique to adjust the silicon layer thickness worsens device performance and yield. However, BSOI substrate offers much improved off-state leakage current compared to bulk devices.

Further current-voltage sweep data analysis show that BSOI substrate improves the subthreshold slope, reduces the drain-induced barrier lowering effect and improves resistance towards latchup. Peculiar device characteristics typical to Partially-Depleted SOI devices were observed from the output characteristics. These include early breakdown voltage, negative conductance in the saturation region of body-contacted devices at high gate voltages and kink effect when the body is left floating.

The results show that SOI fabrication is achievable using existing bulk silicon fabrication technology. Even though devices on BSOI substrate show certain improvements in device characteristics, the full potential of the SOI structure could not be achieved with the thickness and uniformity of the BSOI substrate applied.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Master Sains

FABRIKASI DAN PENCIRIAN PERANTI MOSFET 0.5-µm TEKNOLOGI SILIKON BONGKAH DI ATAS SUBSTRAT SILIKON-ATAS-PENEBAT TERIKAT

Oleh

WAN FAZLIDA HANIM ABDULLAH

Mac 2003

Pengerusi :	Dr. Roslina Mohd Sidek
-------------	------------------------

Fakulti : Kejuruteraan

Kajian dilakukan ke atas kesan substrat silikon-atas-penebat (SOI) lapisan silikon tebal terhadap fabrikasi dan prestasi operasi peranti. Peranti MOS jenis peningkatan separa-susut difabrikasi atas substrat SOI terikat (BSOI) berdasarkan teknologi silikon bongkah 0.5- μ m CMOS hak MIMOS dengan mengekalkan keserasian proses fabrikasi sepenuhnya. Substrat SOI yang digunakan boleh diperolehi secara komersil dengan spesifikasi lapisan silikon 1.5 μ m dengan variasi \pm 0.5 μ m di atas oksida tertanam setebal 2 μ m yang disediakan menggunakan teknik pengikatan diikuti dengan penipisan mekanikal.

Sebelum pemprosesan peranti bermula, pengoksidanan korban dilakukan bagi menipiskan lagi lapis silikon di atas penebat. Langkah pengawasan diambil sepanjang pemprosesan peranti bagi memastikan ketebalan yang mencukupi masih terdapat pada lapisan atas substrat untuk pembuatan peranti. Bagi membolehkan perbandingan kesan substrat dikaji, substrat silikon keseluruhan disertakan sepanjang fabrikasi sebagai wafer kawalan. Tiga parameter elektrikal utama diekstrak dari setiap tapak peranti kesemua wafer. Substrat (BSOI) memberi kesan yang tidak dingini dengan meninggikan voltan ambang dan merendahkan daya arus. Teknik penipisan lapisan silikon secara pengoksidanan korban menerukkan lagi prestasi peranti dan peratusan penghasilan. Walau bagaimanapun, substrat BSOI menjadikan arus bocor status tutup jelas lebih baik berbanding peranti silikon keseluruhan.

Analisa lanjutan ke atas data arus-voltan menunjukkan substrat BSOI memperelokkan kecerunan bawah ambang, mengurangkan kesan perendahan kawasan susutan cetusan parit dan menambahkan kekebalan terhadap fenomena lekapan. Melalui pendemonstrasian ciri luaran arus-voltan, ciri peranti separa-susut SOI dapat diperhatikan. Antaranya adalah voltan runtuhan awal, konduksi negatif dalam kawasan tepu pada voltan get tinggi dan kesan penambahan mendadak pada arus parit apabila badan peranti dibiarkan terapung.

Hasil penyelidikan menunjukkan bahawa fabrikasi peranti SOI boleh dicapai menggunakan teknologi silikon bongkah. Walaupun peranti di atas substrat BSOI mempamirkan ciri peranti tertentu yang semakin baik, potensi struktur SOI tidak dapat dimanfaatkan sepenuhnya dengan ketebalan dan ketidak-seragaman substrat BSOI yang diguna-pakai.

V

ACKNOWLEDGEMENTS

All praise be to Allah.

I am grateful to Dr Roslina Sidek for the supervision and making obstacles look less intimidating. To Dr Mohd Rais Ahmad of MIMOS Berhad, thank you for providing insight to research approach and support given throughout the research. I am also thankful to En Rahman Wagiran and En Nasri Sulaiman for having trust in me.

I am indebted to MIMOS Berhad for allowing academic research to be implemented in the highly sensitive, expensive and confidential environment of the wafer fabrication facility. A big thank you is all I can give to the helpful and smiling staff of MIMOS: Rofei and Dr Ismat, for all the answers to all the questions on device fabication and simulation; Shahrul Aman, Amri and Suriani, for the training and technical support on everything under the roof of electrical testing; Ramzan, the "originator" of the SOI implementation; Azlina, for the help with Nanospec; Zaliha, for the explanations and recipe preparation on oxidation and wet etch; the FA group for SEM pictures and all who helped and supported the project.

On a personal note, I must find a place to record my gratitude to my husband for all the IT technical help which I am most hopeless at and the grouches we enjoyed making but not enjoy paying on toll fares and petrol consumption along the way from Shah Alam up to MIMOS and UPM. Last but not least, thank you Ma for referring to all sorts of dictionaries to help me write up.

TABLE OF CONTENTS

	Page
ABSTRACT	ii
ABSTRAK	iv
ACKNOWLEDGEMENTS	vi
APPROVAL	vii
DECLARATION	ix
LIST OF TABLES	xiii
LIST OF FIGURES	xiv
LIST OF ABBREVIATION	XX

CHAPTER

1	INTRODUCTION	1
	1.1 CMOS Technology Development Summary	1
	1.1.1 Evolution of the MOSFET	1
	1.1.2 SOI CMOS Technology	3
	1.2 Research Objectives	4
	1.3 Structure of Thesis	5
	1.4 Conclusion	6
2	LITERATURE REVIEW: SOI TECHNOLOGY AND PARTIALLY-	
	DEPLETED DEVICE CHARACTERISTICS	7
	2.1 SOI Wafer Technology	7
	2.1.1 SIMOX Technology	8
	2.1.2 BESOI Technology	8
	2.2 SOI MOSFET Device Structure	10
	2.2.1 Basic SOI MOSFET	10
	2.2.2 SOI Structure Variation	11
	2.2.2.1 PDSOI and FDSOI	11
	2.2.2.2 Inversion-Mode and Accumulation-Mode Devices	15
	2.3 PDSOI Device Characteristics Common to Bulk	16
	2.3.1 Transfer Characteristics	16
	2.3.1.1 Threshold Voltage	16
	2.3.1.2 Drain-Induced Barrier Lowering and Charge-Sharing	
	Concept	17
	2.3.1.3 Punchthrough	18
	2.3.2 Output Characteristics	19
	2.3.2.1 Channel Length Modulation	19
	2.3.2.2 Carrier Velocity Saturation	20
	2.3.3 Bulk silicon CMOS Latchup	21
	2.3.4 Hot Carrier Effects	22
	2.4 Distinctive Thick-Film SOI Device Characteristics	23
	2.4.1 Kink Effect	23
	2.4.2 Bipolar Transistor Action	24
	2.4.3 Thermal Transient Effects	25
	2.5 Conclusion	25

3	MATERIAL AND METHODOLOGY: DEVICE FABRICATION,	
	CHARACTERIZATION AND SIMULATION	27
	3.1 Project Concept	27
	3.1.1 Project Flow	28
	3.1.2 Project Approach	29
	3.1.2.1 Fabrication Strategy	29
	3.1.2.2 Characterization Strategy	31
	3.1.2.3 Simulation Strategy	33
	3.2 Device Fabrication	33
	3.2.1 The BESOI Substrate for Lot X126	33
	3.2.2 Thickness of Silicon Device layer	35
	3.2.2.1 Effects of Thermal Oxidation on Silicon Device Layer	35
	3.2.2.2 Silicon Layer Thickness Adjustment	36
	3.2.2.3 Silicon Layer Thickness Measurement Technique	37
	3.2.3 Process Flow	39
	3.3 Device Characterization	42
	3.3.1 Equipment Setup	43
	3.3.2 Transfer Characteristics	44
	3.3.2.1 Drain Current vs. Gate Voltage	45
	3.3.2.2 Effects of Drain Voltage on I_{DS} vs. V_{GS} Behaviour	48
	3.3.2.3 Effects of Substrate Voltage on IdVg behaviour	49
	3.3.3 Output Characteristics	50
	3.3.3.1 Drive Current Capability	51
	3.3.2 Drain Conductance and Resistance	52
	3.3.3.3 Breakdown Voltages	52
	3.3.3.4 Channel Length Modulation Parameter	53
	3 3 4 Latchin	53
	3.3.5 Measurement Verification	56
	3.4 Simulation	58
	3 4 1 ATHENA Process Simulator	58
	3 4 1 1 ATHENA Mesh Definition	58
	3 4 1 2 ATHENA Models	60
	3 4 2 ATLAS Device Simulator	60
	3.5 Conclusion	61
		01
4	FABRICATION PROCESS OF 0.5 µm MOSFET ON BSOI	
	SUBSTRATE	63
	4.1 BSOI Substrate Silicon Device Layer Thickness	63
	4.2 Process Flow	67
	4.2.1 Wafer Preparation and Well Formation	67
	4.2.2 Active Area and LOCOS Formation	68
	4.2.3 Gate Oxide and Gate Electrode Formation	70
	4 2 4 LDD and Spacer Formation	71
	4.2.5 DDD Source/Drain Formation	73
	4.3 Conclusion	75
		. 5
5	ELECTRICAL CHARACTERIZATION OF 0.5 µm MOSFET ON	
	THICK BSOI SUBSTRATE	76
	5.1 Critical Electrical Parameters	76
	5.1.1 Threshold Voltage Lot Performance	77

£

	5.1.2 Drive Current Capability Lot Performance	81
	5.1.3 Off-state Leakage Current Lot Performance	85
	5.1.4 Drive Current vs Threshold Voltage	87
	5.1.5 Drive Current vs Off-state Leakage Current	90
	5.1.6 Off-state leakage current vs Threshold Voltage	92
	5.2 Transfer Characteristics	93
	5.2.1 Drain-Current vs Gate Voltage Behaviour	94
	5.2.1.1 Threshold Voltage Parameter Extraction	94
	5.2.1.2 Gate Transconductance Parameter Extraction	97
	5.2.1.3 Subthreshold Slope Parameter Extraction	99
	5.2.2 Effects of Drain Voltage	100
	5.2.2.1 Drain-Induced Barrier Lowering Parameter Extraction	101
	5.2.2.2 Punchthrough observation from DIBL effects	102
	5.2.3 Effects of Substrate Voltage	104
	5.2.3.1 Body Factor and Fermi Potential Parameter Extraction	105
	5.2.3.2 Flatband Voltage Parameter Extraction	107
	5.2.3.3 Effects of Channel Length	107
	5.3 Output Characteristics	108
	5.3.1 Body-Contacted Device	109
	5.3.1.1 Drain Current-Drain Voltage Behaviour	109
	5.3.1.2 Drain Conductance and Drain Resistance vs. Drain	
	Voltage Behaviour	112
	5.3.1.3 Punchthrough Voltage	118
	5.3.2 Floating-Body Device	119
	5.3.2.1 Drain Current-Drain Voltage Behaviour	119
	5.3.2.2 Drain Conductance vs. Drain Voltage Behaviour	121
	5.4 Latchup	123
	5.5 Conclusion	127
6	CONCLUSIONS AND SUGGESTIONS FOR FURTHER	
	RESEARCH WORK	128
	6.1 Conclusions	128
	6.2 Suggestions on Further Research Work	130
R	EFERENCES	132
A	PPENDICES	A.1
BIODATA OF THE AUTHOR		B.1

The second se

LIST OF TABLES

ł

Table		Page
1.1	Non-classical CMOS demonstrating device architectural modification aiming towards higher performance, higher transistor density and lower power dissipation. []	3
2.1	Typical requirements of silicon device layers by various applications and the corresponding thinning technologies [].	10
3.1	Lot pan showing 6 splits with 2 wafers assigned to each group.	30
3.2	Adjustment of silicon device layer by sacrificial oxidation.	37
3.3	Fabrication method in chronological order of 0.5 μ m NMOS and PMOS on SOI substrate fabrication process based on the preparation of lot X126 runcard [], [], [].	41
3.4	Physical Models Applied for ATLAS Simulation [].	60
4.1	Monitoring oxide thickness to be etched on SOI substrate and bulk silicon control wafer.	63
4.2	Nanospec readings of wafers in Lot X126 during silicon thickness adjustment process.	63
5.1	Mean and spread of NMOS and PMOS VT of lot X126.	76
5.2	Mean and spread of drive current capability, IDS(on), paramteric data.	83
5.3	Mean and spread values of Off-state Leakage Current parametric data.	84
5.4	Correlation factor, r, between IDS(on) and VT of lot X126 devices.	87
5.5	Correlation factor, r, between ILT and IDS(on).	89
5.6	Subthreshold swing calculation data.	99
5.7	Threshold voltage increase with applied reverse-biased source-to- substrate voltage.	104
5.8	Details of analysis on the trend line by linear regression in Figure 5.31 leading to body factor and Fermi potential parameter extraction.	105
5.9	Trigger and holding conditions of latchup characteristics presented in Figure 5.52.	123

LIST OF FIGURES

F

Figure 2.1	SIMOX Wafer Fabrication simplified.	Page 8
2.2	Basic steps in BESOI wafer fabrication flow [].	9
2.3	Simplified cross-section of SOI showing CMOS sources and drains constructed on silicon device layer and surrounded by thick oxide.	11
2.4	Cross-section of SOI CMOS inverter showing the difference in the region below the channel between (i) PDSOI and (ii) FDSOI	: 11
2.5	Band diagram of n-channel device at threshold (i) thick-film SOI (PDSOI) (ii) thin film SOI (FDSOI) and (iii) bulk. []	13
2.6	Schematics layout of body contact (a) body ties (b) H-gate device (c) well contact linked to body [].	14
2.7	Simplified cross-section of PMOS device showing the difference in the doping at the channel region between inversion-mode and accumulation-mode device.	15
2.8	Source-drain depletion regions reaching each other for the case of (i) surface punchthrough (ii) bulk punchthrough [].	18
2.9	The n-channel, above pinch-off, showing the pinch-off point moving towards the source.	20
2.10	Cross-section of bulk silicon CMOS inverter showing vertical PNP and lateral NPN parasitic bipolar transistor forming a feedback loop [].	21
3.1	Scope of research work summarized into three modules: Fabrication, Electrical Characterization and Simulation.	27
3.2	Flowchart of research work implementation.	28
3.3	Wafer map showing path followed by prober from site 1 to site 52 for 52-site tests.	31
3.4	Model for Parametric Data Analyses.	31
3.5	MDR-4 Characterization Model for Sweep Data.	32
3.6	(i) Illustration of Bonded SOI substrate employed in fabrication (ii) Sketch of top view showing colour shades in contours due to thickness variation.	34
3.7	Silicon thickness (i) before thermal oxidation and (ii) after thermal oxidation, showing consumption of top silicon surface during	35

oxidation.

oxidation.

3.8	(i) Multilayer structure showing light-induced electric fields at layer boundaries (ii) A BSOI sample of reflectance data presented graphically by an interferogram (iii) 49-point scan position for monitoring X126 fabrication.	38
3.9	Block diagram of device characterization system.	43
3.10	Measurement setup for drain current vs. drain voltage data leading to threshold voltage characterization.	45
3.11	Programming flowchart (i) to obtain IDSVGS sweep data (ii) to calculate VT.	45
3.12	Off-sate leakage current measurement setup.	47
3.13	Required data from IDS vs. VGS curves for the manual parameter extraction of σ .	48
3.14	Data acquisition of IDSVDS sweep (i) Measurement setup (ii) Programming flowchart.	50
3.15	Setup for drive current capability point measurement.	51
3.16	Output characteristics with positive slope in saturation demonstrating the channel length modulation parameter, λ .	52
3.17	Latchup Characterization (i) Test structure layout and physical cross- section as in MDR-2 (ii) The parasitic bipolar currents and its equivalent CMOS currents.	54
3.18	(i) Programming algorithm to obtain the required data Itotal vs. Vp+ (ii) Measurement setup showing biasing plan.	54
3.19	: Parametric data measurement verification of 0.6 μ m gate-length performance.	56
3.20	Sweep data measurement verification of Agilent 4073 setup described in Figure 3.14.	56
3.21	Initial grid specification superimposed on the final simulated structure, showing closer spacings at critical regions and sufficiently deep substrate for the purpose of allowing correct representation of diffusion behaviour simulation.	58
4.1	Pictures by Scanning Electron Microscopy showing silicon device layer thickness under the field oxide and the active region. The SOI wafer cleaved has been subjected to once of 720 nm sacrificial	64

- 4.2 Difference in silicon device layer mean thickness after each sacrificial 65 oxidation.
- 4.3 ATHENA Simulation results based on the well formation recipe, 67 showing well concentration in the silicon device layer.
- 4.4 SEM picture of fully patterned SOI wafer #4 showing thicknesses of 68 field oxide, bird's beak encroachment into the active region and silicon film beneath the LOCOS.
- 4.5 ATHENA simulation output structure showing half structure of 69 patterned gate poly with the respective thicknesses.
- 4.6 SEM pictures showing satisfactory gate pattern transfer (i) CDSEM top 70 view picture showing gate patterning after lithography (ii) Physical cross-section of SOI wafer.
- 4.7 ATHENA output simulation structure after the LDD anneal (i) the 71 physical structure showing higher net doping concentration in the LDD region (ii) Phosphorus doping taken in the LDD region marked with the black vertical line in figure (i)
- 4.8 ATHENA output structure showing the formation of spacer after the 71 process step of SiO2 deposition followed by RIE etch.
- 4.9 ATHENA output simulation results showing the formation of NMOS 73 DDD Source/Drain with LDD structure after Source/Drain Anneal.
- 4.10 Doping profile of net concentration in the Source/Drain region based 73 on ATHENA output simulation structure.
- 4.11 : SEM picture with the descriptions of main structures achieved from 74 the fabrication of Lot X126.
- 5.1 NMOS VT vs. Site ITP scatter plot of SOI and bulk devices. 77
- 5.2 PMOS VT vs. Site ITP scatter plot of SOI and bulk devices. 77
- 5.3 NMOS VT vs. PMOS VT intrinsic transistor performance scatter plots 78 of SOI and bulk devices.
- 5.4 NMOS Drive Current Capability vs. Site intrinsic transistor 82 performance scatter plot of SOI and bulk devices.
- 5.5 PMOS Drive Current Capability vs. Site intrinsic transistor 82 performance scatter plot of SOI and bulk devices.
- 5.6 NMOS IDS(on) vs. PMOS IDS(on) intrinsic transistor performance 83 scatter plots of SOI and bulk devices.

5.7	Ratio NMOS to PMOS IDS(on) vs. Site for SOI and bulk devices.	83
5.8	NMOS Off-state leakage current vs. Site for SOI and bulk devices.	85
5.9	PMOS Off-state leakage current vs Site for SOI and bulk devices.	85
5.10	NMOS ILT vs. PMOS ILT for SOI and bulk devices.	86
5.11	Correlation of NMOS drive current capability, IDS(on), and threshold voltage, VT.	88
5.12	Correlation of PMOS drive current capability, IDS(on), and threshold voltage, VT.	88
5.13	Correlation between NMOS off-state leakage current, ILT, and drive current, IDS(on).	90
5.14	Correlation between PMOS off-state leakage current, ILT, and drive current, IDS(on).	9 0
5.15	Correlation between NMOS off-state leakage current, ILT, and threshold voltage, VT.	91
5.16	Correlation between PMOS off-state leakage current, ILT, and threshold voltage, VT.	92
5.17	5 selected sites from the middle section of the wafer map to undergo further sweep data acquisition.	92
5.18	NMOS manual VT parameter extraction based on sweep data of SOI without thickness adjustment.	94
5.19	PMOS manual VT parameter extraction based on sweep data of SOI without thickness adjustment.	95
5.20	Transfer characteristics of SOI devices with and without thickness adjustment together with bulk silicon control wafer.	95
5.21	Comparing SOI and bulk transfer characteristics by simulation.	9 6
5.22	Gate Transconductance vs. Gate Voltage of NMOS compared to PMOS of SOI without thickness adjustment.	97
5.23	Comparing effects of substrate on gate transconductance.	9 7
5.24	Subthreshold characteristics of NMOS and PMOS of SOI without thickness adjustment.	98
5.25	Comparing effects of substrate on subthreshold characteristics.	99

5.26	Drain-induced barrier lowering effects on log IDS vs. VGS of SOI and bulk NMOS device.	100
5.27	Drain-induced barrier lowering effects on log IDS vs. VGS of SOI and bulk PMOS device.	101
5.28	Data obtained from drain current-gate voltage sweep of SOI device for DIBL parameter extraction.	102
5.29	VT-VGS' vs. VDS for NMOS DIBL Parameter extraction.	102
5.30	VT-VGS' vs. VDS for PMOS DIBL Parameter extraction.	103
5.31	Linear regression on (VT – VT0) vs. $\sqrt{(2\phi+VSB)}$ data to extract the slope and intercept for body effect and Fermi potential parameter extraction.	105
5.32	NMOS Threshold voltage vs. channel length characteristics.	107
5.33	PMOS Threshold voltage vs. channel length characteristics.	107
5.34	Output Characteristics Drain Current vs. Drain Voltage of SOI and bulk NMOS devices with body contact.	109
5.35	Output Characteristics Drain Current vs. Drain Voltage of SOI and bulk PMOS devices with body contact.	110
5.36	Device output simulation results comparing effects on output characteristics with and without impact ionization of SOI device.	110
5.37	Device output simulation results comparing effects of impact ionization on output characteristics of SOI on bulk device.	111
5.38	Drain conductance vs. drain voltage of SOl and bulk NMOS device.	112
5.39	Drain conductance vs. drain voltage of SOI and bulk PMOS device.	113
5.40	Drain resistance vs. drain voltage of SOI NMOS device proving the negative conductance.	113
5.41	Drain resistance vs. drain voltage of bulk NMOS device.	114
5.42	Drain resistance vs. drain voltage of SOI and bulk NMOS device.	114
5.43	Magnified portion of drain current vs. drain voltage characteristics in saturation.	115
5.44	Device simulation output results comparing effects of lattice heating on output characteristics of SOI device.	116

- 5.45 : Temperature variation in the physical cross-section of SOI device 116 output structure [94].
- 5.46 NMOS punchthrough voltage extraction from drain current-drain 117 voltage behaviour at 0 V Vgs.
- 5.47 PMOS punchthrough voltage extraction from drain current-drain 118 voltage behaviour at 0 V Vgs.
- 5.48 Drain current vs. drain voltage of SOI and bulk NMOS with floating 119 body.
- 5.49 Drain current vs. drain voltage of SOI and bulk PMOS with floating 119 body.
- 5.50 Drain conductance vs. drain voltage with NMOS floating body device. 121
- 5.51 Drain conductance vs. drain voltage with PMOS floating body device. 121
- 5.52 Measured characteristics of SOI and bulk pnpn of $2/2 \ \mu m$ distance 124 between n+/p+ to well edge.
- 5.53 N-well current investigation on SOI and bulk device of $2/2 \ \mu m \ n+/p+124$ to well edge distance.
- 5.54 Trigger current vs. n+ to p+ separation for SOI and bulk devices. 125
- 5.55 Holding voltage vs. n+ to p+ separation for SOI and bulk devices. 125

LIST OF ABBREVIATION

BESOI	Bond-and-Etch-Back Silicon-On-Insulator
BJT	Bipolar Junction Transistor
BSOI	Bonded Silicon-On-Insulator
CMOS	Complementary Metal-Oxide-Semiconductor
CV	Capacitance-Voltage
DIBL	Drain-Induced Barrier Lowering
FDSOI	Fully-Depleted SOI
gD	Drain Conductance
gm	Gate Transconductance
I _{DS}	Drain Current
I _{p+}	Current from PMOS source/diffusion region
IV	Current-Voltage
Lg	Gate length
LNPN	Lateral NPN bipolar transistor
MIMOS	Malaysian Institute of Microelectronics System
MOSFET	Metal-Oxide-Semiconductor Field-Effect-Transistor
NMOS	n-channel MOSFET
PDSOI	Partially-Depleted SOI
PMOS	p-channel MOSFET
r _D	Drain resistance
SIMOX	Separation by Implantation of Oxygen
SOI	Silicon-On-Insulator
VDS	Drain-to-Source Voltage
VFB	Flat-band Voltage
V _{p+}	Voltage at PMOS source/drain diffusion region
VPNP	Vertical PNP bipolar transistor
V _{PT}	Punchthrough Voltage
V _{SB}	Source-to-Substrate Voltage
VT	Threshold Volatge
γ	Body Effect Parameter
λ	Channel-Length Modulation Parameter
σ	DIBL Parameter

CHAPTER 1 INTRODUCTION

1.1 CMOS Technology Development Summary

The core structure in the Complementary Metal-Oxide-Semiconductor (CMOS) technology is the Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET). This section provides a digest on the development of the MOSFET structure that promotes the progress of the CMOS technology making it the dominant logic technology in the electronics industry since the past three decades. The Silicon-On-Insulator (SOI) CMOS technology forms part of the picture in an effort to fuel the growth of CMOS technology.

1.1.1 Evolution of the MOSFET

In pursuit of better performance and to satisfy the requirements of a wide variety of applications, the MOSFET goes through evolutionary changes involving scaling down of device dimensions and device architecture modification since its invention half a century ago. Guided by the scaling theory [1], downsizing CMOS achieves higher packing density, higher speed and lower power [2]. Exploring altered transistor structures and material modifications on the other hand seeks solutions to allow shorter channel length or to accomplish improved performance for a given channel length [3]. In relation to successfully accomplishing improved packing density, Moore's Law predicted the number of components per chip would double every one to two years that was proven in the technology trend for the next 25 years [4]. The smallest transistor built in 1965 had a channel length of 25 μ m [5]. In 1999, it was predicted that between 2003 and 2006, transistors with a minimum channel

length of 0.05 μ m would be fabricated with the accompanying lower power-supply of 1.2 V and lower threshold voltage near 0.25 V [6]. Confirming the prediction in 2001, 50 nm gate length transistors for embedded processor core applications was reported [7].

The CMOS industry issues 15-year forecasts of technology roadmaps to project future trends and to identify potential roadblocks in order to focus on the needs and develop timely solutions [8]. The most recent published projection to date, the 2001 International Technology Roadmap for Semiconductors [9], presents the technology trend projection up to year 2016 with a targeted physical gate length of 9 nm and 11 nm for high performance logic and low operating logic power requirements respectively. Some of the important challenges highlighted by the 2001 ITRS are in the front-end process referring to the fabrication of the MOSFET transistors [10]. Among the expected barriers include important physical phenomena such as gate-to-channel, body-to-drain and source-to-drain tunnelling currents [11]-[12], severe short channel effects [13]-[14] and problems associated with wiring [15].

Among the proposed solutions to achieve the 2001 ITRS projection [16] require device architecture modifications in order to allow further scaling at room temperature without reduction in performance improvement rate [17]. The most recent of the state-of-the-art research efforts include exploring gate insulator material with higher dielectric constant [18] and non-classical device structures such as ultrathin body Silicon-On-Insulator (SOI), band-engineered transistors incorporating SiGe or strained silicon channel and double-gate/surround-gate devices as shown in Table 1.1.

Device	Schematic Cross-Section	Concept	Advantages
ULTRA-THIN BODY SOI		Fully Depleted	-Improved subthreshold slope - Vt controllability
BAND- ENGINEERED TRANSISOTR		SiGe or Strained si Channel: bulk or SOI	- Higher drive current - Bulk and SOI compatible
VERTICAL TRANSISTOR	Drain	Double-gate or surround-gate structure	-Higher drive current -Lithography Independent Lg
FINFET			-Higher drive current -Improved subthreshold slope -Improved short channel effect -Stacked NAND
DOUBLE- GATE TRANSISTOR			-Higher drive current -Improved subthreshold slope -Improved short channel effect -Stacked NAND

Table 1.1: Non-classical CMOS demonstrating device architectural modification aiming towards higher performance, higher transistor density and lower power dissipation. [19]

1.1.2 SOI CMOS Technology

The Silicon-On-Insulator MOSFET structure is one of many device architectural modifications that have caught the attention of the CMOS industry since the late 1970s. The initial motivation towards the implementation of the structure is based on its radiation hard properties, orienting the application of SOI devices towards space and military purposes [20]. From the 80s onwards, the trend of SOI research is directed towards low-voltage, low-power and high-speed properties and applications [21].

SOI technology leads to steeper subthreshold slope, absence of CMOS latchup, smaller off-state leakage current and reduced parasitic capacitances [22] leading to

improved speed-power products. Added advantage with SOI design is the versatility of SOI structure design owing to additional physical parameters available for manipulation towards optimized scaling [23]. Furthermore, SOI enables increased chip functionality without the cost of major process equipment changes involving higher resolution lithography tools. Contemporary SOI applications encompass CMOS VLSI circuits, bipolar, power, Broadband LANs, micro-displays and MEMS circuits [24].

Cost factor involved in SOI substrate fabrication is an obstruction for the migration from bulk silicon to SOI technology. However, recent developments have shown that several semiconductor companies have begun to produce SOI devices commercially in moderate volumes to benefit from the potential gains [25]. Further device design making full use of the SOI substrate raises the possibility of reducing process steps thus compensating the cost increase.

1.2 Research Objectives

Despite the fiscal implication being a barrier to the implementation of SOI research, the interest of local microelectronics industry to venture the possibilities of SOI technology would be inevitable. For this research effort, the research work is implemented in MIMOS Berhad that runs the first wafer fabrication facility in Malaysia. This is the first fabrication attempt involving SOI substrates on the MIMOS production line. As SOI technology research work has yet to be reported in Malaysia, the strategy adopted would be to implement an existing bulk silicon technology to SOI substrates whilst maintaining its compatibility, only allowing