



**UNIVERSITI PUTRA MALAYSIA**

**DIGITAL SIGNAL PROCESSOR (DSP) DESIGN USING VERY  
LONG INSTRUCTION WORD (VLIW) ARCHITECTURE**

**LEE LINI @ LINI LEE**

**FK 2001 42**

**DIGITAL SIGNAL PROCESSOR (DSP) DESIGN USING VERY  
LONG INSTRUCTION WORD (VLIW) ARCHITECTURE**

**By**

**LEE LINI @ LINI LEE**

**Thesis submitted in Fulfilment of the Requirement for the  
Degree of Master of Science in the Faculty of Engineering  
Universiti Putra Malaysia**

**March 2001**



Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment of the requirement for the degree of Master of Science.

**DIGITAL SIGNAL PROCESSOR (DSP) DESIGN USING VERY LONG INSTRUCTION WORD (VLIW) ARCHITECTURE**

By

**LEE LINI @ LINI LEE**

**March 2001**

**Chairman : Dr Bambang Sunaryo Suparjo**

**Faculty : Engineering**

Programmable digital signal processors (pDSP) are microprocessors that are specialized to perform well in digital signal processing-intensive applications. A standard microprocessor can do most pDSP operations. However, the pDSP chip has better ability to perform number crunching algorithms simultaneously.

The objective of this research is to design and implement a general-purpose programmable DSP (Digital Signal Processor) core. The architecture of the pDSP core must be designed in such a way that parallel processing can be carried out and computational units can be integrated into the core with ease. In order to gain most benefit from the architecture, "Field Programmable Gate Array" (FPGA) technology can be used. FPGA technology is a technology, which gives the designer high flexibility in pDSP design. In order to fulfill the requirement of pDSP, "Very Long Instruction Word" (VLIW) architecture concept is used. Using, VHDL (Very-High-Speed-Integrated-Circuit Hardware



Description Language) as design tool has the advantage in optimizing the pDSP hardware requirement with ease where varying the size of units such as register files (RF), program sequencer (PS), data address generator (DAG), arithmetic logic unit (ALU), multiply-accumulator (MAC) and shifter can be done by changing the data width or bit values. This flexibility of changing the data width or bit values is suitable in VLIW architecture approach.

Based on the functional verification, the designed pDSP is able to perform mathematical operations required in signal processing. The speed of the operation is dependent on the size of the datapath as well as the type of FPGA chips. It has been shown that changing the data width or bit values in the VHDL source code of the subsystem can easily change the subsystems' sizes. Thus, the time for redesign is significantly shorten.

Based on the verification done on Programmable Logic Device (PLD) of MAX 7000s family, the operation can be executed in 40 MIPS (Million instructions per second). However, higher MIPS value can be achieved by using higher performance FPGA/PLD chip. Therefore, it is shown that VLIW architecture concept is suitable for microprocessor architecture and the pDSP core is proven to be flexible in terms of size variation of the subsystems consequently the variation of the operation speed.



Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia  
sebagai memenuhi keperluan untuk ijazah Master Sains

**REKACIPTA PEMROSES ISYARAT DIGIT (DSP) MENGGUNAKAN  
SENIBINA VLIW**

Oleh

**LEE LINI @ LINI LEE**

**Mac 2001**

**Pengerusi : Dr Bambang Sunaryo Suparjo**

**Fakulti : Kejuruteraan**

Pemproses isyarat digit bolehprogram merupakan pemprosesmikro yang khusus dibina bagi memproses isyarat digit secara intensif. Pada lazimnya, suatu pemprosesmikro biasa boleh melakukan kebanyakan operasi pemproses isyarat digit bolehprogram. Walau bagaimanapun, pemproses isyarat digit mempunyai keupayaan yang lebih baik untuk menjalankan banyak algoritma secara serentak.

Objektif penyelidikan ini adalah untuk merekabentuk satu pemproses isyarat digit bolehprogram (pDSP) yang umum. Senibina pDSP ini perlu direkabentuk agar pemprosesan secara selari boleh dijalankan dan unit pengiraan boleh digabungkan ke dalam "core" dengan mudahnya. Penggunaan teknologi "Field Programmable Gate Array" (FPGA) boleh memaksimakan kelebihan yang terdapat dalam senibina pDSP. Teknologi FPGA merupakan teknologi yang memberi pereka kebolehan mudahubah atau "flexibility" dalam senibina pDSP. Bagi memenuhi keperluan pDSP tersebut, konsep senibina

"Very Long Instruction Word" (VLIW) digunakan. Dengan menggunakan "Very-High-Speed-Integrated-Circuit Hardware Description Language" (VHDL) sebagai alat rekabentuk, ia mempunyai kelebihan untuk memaksimumkan keperluan perkakasan suatu pDSP dengan mudahnya di mana dengan mengubah saiz unit-unit seperti fail pendaftar (RF), penurut program (PS), penjana alamat data (DAG), unit aritmetik logik (ALU), pendarab-pengumpul (MAC) dan pepindah, dan ini boleh dilakukan dengan mengubah lebar data atau bilangan bit. Kelebihan untuk mengubah lebar data atau bilangan bit ini adalah sesuai menggunakan pendekatan senibina VLIW.

Berpandukan pengesahan kefungsi sistem tersebut yang telah dijalankan, pDSP yang telah direkabentuk berkebolehan untuk melakukan operasi Matematik seperti terdapat dalam pemprosesan isyarat. Kelajuan operasi ini bergantung pada saiz "datapath" dan juga jenis cip FPGA yang digunakan. Ia juga menunjukkan bahawa dengan mengubah lebar data atau bilangan bit dalam kod-kod VHDL bagi subsistem pDSP, ianya mampu menukar saiz subsistem tersebut dengan mudahnya. Justeru itu, masa yang diperlukan untuk merekabentuk semula suatu pDSP boleh dipendekkan.

Dengan menggunakan "Programmable Logic Device" (PLD) daripada keluarga MAX 7000s sebagai pengesahan kefungsi, satu operasi boleh terlaksana dalam 40 MIPS (Million instruction per second). Walau bagaimanapun, bilangan MIPS yang lebih tinggi boleh dicapai dengan menggunakan cip FPGA/PLD yang lebih berkemampuan untuk menghasilkan

prestasi yang lebih baik. Dengan itu, jelas ditunjukkan bahawa konsep senibina VLIW adalah sesuai bagi senibina pemroses mikro dan pDSP "core" ini dan terbukti mempunyai sifat mudah diubahsuai dari segi perubahan saiz bagi subsistem mahupun perubahan bagi kelajuan operasi.

## ACKNOWLEDGEMENTS

First and foremost, I would like to express my utmost gratitude to my project supervisor, Dr Bambang Sunaryo Suparjo, En Rahman Wagiran and Dr Roslina Sidek for their invaluable guidance, constructive suggestion and encouragement throughout the duration of the project.

My sincere gratitude goes to my group of friends who have directly and indirectly help me to get through these years of study. W. B. Puah, P.B.Y. Tan, G. H. Tan and C. L. Lee, thanks for lending your hands all this while. Not forgetting my supportive group of friends (TI), staff and consultants of the Engineering Faculty, and people who have help made my years in University more interesting and meaningful.

Words cannot express my deepest appreciation to my family especially my parents and a very special friend of mine (P. L. Leong) for their undying love, patience and support which have enable me to complete the project successfully. Thank you very much for believing in me!





## TABLE OF CONTENTS

	Page
ABSTRACT	ii
ABSTRAK	iv
ACKNOWLEDGEMENTS	vii
APPROVAL SHEETS	viii
DECLARATION FORM	x
LIST OF TABLES	xiii
LIST OF FIGURES	xiv
LIST OF ABBREVIATIONS	xv

### CHAPTER

<b>1 INTRODUCTION.....</b>	<b>1</b>
Digital Signal Processor .....	2
Programmable Digital Signal Processor (pDSP) and Field Programmable Gate Array (FPGA) .....	3
Objectives .....	6
<b>2 LITERATURE REVIEW.....</b>	<b>8</b>
Von Neumann Architecture .....	10
Harvard architecture.....	12
VLSI Computer Architecture for DSP .....	14
General Purpose Digital Signal Processor: Design Issues.....	16
Very Long Instruction Word (VLIW) Architecture .....	20
On-chip Memory .....	23
Summary .....	24
<b>3 DESIGN OF THE PDSP CORE .....</b>	<b>25</b>
Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL).....	27
Instruction Set Architecture .....	29
Methodology.....	33
Computational Units.....	35
Arithmetic Logic Unit (ALU).....	36
Multiplier Accumulator (MAC) .....	41
Shifter (with divider) module .....	43
Data Address Generator (DAG) .....	46
Register File.....	51
Program Sequencer (PS).....	52
The Fetch Unit .....	53
The Dispatch Units .....	54
The Program Control Unit.....	55



<b>4</b>	<b>RESULTS AND DISCUSSION.....</b>	<b>57</b>
	Arithmetic Logic Unit (ALU).....	57
	8-bit Multiplier .....	62
	8-bit Shifter .....	62
	Data Address Generator (DAG) module .....	63
	Register File.....	65
	Instruction set architecture.....	67
	Example 1 .....	71
	Example 2 .....	72
	Discussion.....	94
<b>5</b>	<b>CONCLUSION AND FUTURE DEVELOPMENT.....</b>	<b>96</b>
	Conclusion .....	96
	Future Development .....	98
	<b>REFERENCES.....</b>	<b>100</b>
	<b>APPENDICES</b>	
	<b>A VHDL source codes.....</b>	<b>102</b>
	<b>B A divider module in Maxplus II environment.....</b>	<b>116</b>
	<b>C A datapath module in Maxplus II environment.....</b>	<b>117</b>
	<b>D pDSP core including datapath A, datapath B, shifter (with divider) module, DAG module and register files.....</b>	<b>118</b>
	<b>E Datapath A and B (VLIW architecture).....</b>	<b>119</b>
	<b>BIODATA OF THE AUTHOR.....</b>	<b>120</b>



## LIST OF TABLES

	<b>Page</b>
Table 3.1: ALU instructions. ....	39
Table 4. 1: Instruction cycles involved in Example 1. ....	71
Table 4. 2: Instruction cycles involved in Example 2. ....	72
Table 4. 3: Organization of the timing diagram in Figure 4.3. ....	75



## LIST OF FIGURES

	<b>Page</b>
Figure 1.1 Gate Array design flow. ....	5
Figure 2. 1: The “von Neumann” architecture.....	11
Figure 2. 2: The Harvard architecture.....	12
Figure 2. 3: Parallel instruction and data stream.....	13
Figure 2. 4: Space-time diagram for pipeline. ....	17
Figure 2. 5: VLIW instruction word. ....	21
Figure 3. 1: The core architecture of a DSP.....	25
Figure 3. 2: A single instruction set.....	31
Figure 3. 3: A general instruction format.....	32
Figure 3. 4: The structure of ALU. ....	36
Figure 3. 5: The ALU instruction format.....	40
Figure 3. 6: Datapath with MAC module and separate ALU. ....	41
Figure 3. 7: Datapath module.....	42
Figure 3. 8: The instruction format of a shifter operation.....	44
Figure 3. 9: A divider module.....	45
Figure 3. 10: General scheme of data address generator. ....	47
Figure 3. 11: The different DAG instructions.....	50
Figure 3. 12: Structure of a register file.....	51
Figure 3. 13: Overview of a Program Sequencer.....	53
Figure 3. 14: The instruction fetch unit. ....	54
Figure 3. 15: Overview of the dispatch units. ....	55
Figure 4. 1: VLIW architecture with datapath A and B.....	70
Figure 4. 2: Division algorithm. ....	74
Figure 4. 3: Output waveform simulation from the datapath. ....	76



## LIST OF ABBREVIATIONS

AC	-Carry out
AMOp	-Specifies the ALU @ MAC operation
ALU	-Arithmetic Logic Unit
AV	-Overflow
AZ	-Zero
CAD	-Computer Aided Design
CI	-Carry-in
COND	-Condition
DAG	-Data Address Generator
DMA	-Data memory address
DMD	-Data memory data
DSP	-Digital Signal Processor
EX	-Execute
FPGA	-Field Programmable Gate Array
Funct	-Variant of operation
HDL	-Hardware Description Language
I/O	-Input / Output
ID	-Instruction Decode
ID field	-Identifier field
IF	-Instruction Fetch
L	-Length
M	-Modification



MAC	-Multiply-Accumulator		
MF	-Multiplier feedback		
MR	-Multiplier result		
Mux	-Multiplexer		
OF	-Operands Fetch		
Op	-Operation code		
PC	-Program counter		
pDSP	-programmable Digital Signal Processor		
PLD	-Programmable Logic Device		
PMA	-Program memory address		
PMD	-Program memory data		
PS	-Program Sequencer		
PSC unit	-Program Sequencer Control unit		
R	-Result		
Rd	-Destination operand		
RF	-Register File		
Rs	-First source operands		
Rt	-Second source operands		
RT-DSP	-Real Time Digital Signal Processing		
Shamt	-Shift amount		
VHDL	-Very-High-Speed-Integrated-Circuit Language	Hardware	Description
VHSIC	-Very High Speed Integrated Circuit		
VLIW	-Very Long Instruction Word		
VLSI	-Very Large Scale Integration		



WR	-Write
Xop	-X operand
Yop	-Y operand
Z	-Destination register



## CHAPTER 1

### INTRODUCTION

With the introduction of new VLSI (Very Large Scale Integration) techniques, it is now possible to implement entire systems in a single chip. These new techniques and levels of integration allow the implementation of specialized processors, which optimizes towards specific application. During mid 1970's, Real-time Digital Signal Processing (RT-DSP) was an area whose requirements were not achievable. Obviously, the requirements for real-time digital signal processing are dependent of the application, but normally are large enough for state of the art general-purpose microprocessors. One of the proposed solutions, was the use of array processors, which achieved high performance levels through parallelism of most Digital Signal Processing algorithm [Akers N. R. M., 1997].

In the early 1980s, the first commercially successful DSP processors were introduced. With that, there had been dozens of new processors developed, offering system designers a vast array of choices. Today, DSPs are widely used in multimedia applications, modems, cellular phones and disk-drive controllers.





## Digital Signal Processor

Basically, a digital signal processor is a microprocessor that has been highly optimized for digital signal processing applications. A standard microprocessor can do most DSP operations. However, the DSP chip has better ability to perform number of algorithms in real time. In order to provide real-time processing, most DSPs have the ability to perform a multiply-and-accumulate (MAC) operation in a single instruction cycle. This MAC operation, probably the most often cited feature of a DSP is highly useful in many digital signal-processing applications such as digital filters, correlation and Fourier Transforms [Jensen T. O., Holm J. S. and Baltzersen F., 1998].

For signal processing tasks with moderate demands on the throughput, a flexible hardware is desired that makes sequential processing of the subtasks possible. In terms of flexibility, there are various categories: from a hardware structure controlled by few parameter line that allows a limited number of different functions to a configuration programmed in a higher language that can implement all algorithms practically.

Few of the fundamentals of DSPs have changed since the development of the first DSP. The design of a DSP is affected by four factors: available technology, targeted DSP algorithms, architectural optimizations, and programming support. There is no doubt that technology is the driven force behind the improvements to digital signal processor [Alers N. R. M., 1997].

Therefore a more flexible DSP should be introduced to overcome the limitations faced by the present DSP chips.

The DSP core consists of three main parameterized functional units: program control unit (PCU), datapath and data address generator. All the three main units are able to access data memories through dedicated buses. The datapath that accommodate a MAC unit, a shifter and an ALU are able to execute all the core's data processing operations. Data address generator or DAG provides data addresses and postmodifies the index registers if necessary. The Program Control Unit or PCU, which consists of the execution control and the instruction address generator controls operation of all core units and additional off-core functional units. It usually obtains the program memory address from either the program counter or the immediate address [Kuulusa M., Nurmi J., Takala J., Ojala P. and Herranen H., 1997].

### **Programmable Digital Signal Processor (pDSP) and Field Programmable Gate Array (FPGA)**

Programmable Digital Signal Processors (pDSPs) are microprocessors that are specialized to perform well in digital signal processing-intensive applications. pDSPs are highly flexible because it can be reprogrammed. Typically a pDSP contains several functional units to process the signal stream. A designer encodes the algorithm into a program, which is executed by the pDSP and is limited to a theoretical maximum data rate based on the speed and the number of multipliers or accumulators in the device. Applications that

require several computations must be broken up into a sequential stream of computations.

Programmable DSP chips are intrinsically limited in performance. The more data sample to be processed, the more cycles are needed and the slower data is processed. One way to overcome this limitation is to use the Field Programmable Gate Arrays (FPGA) technology, a technology which gives designer a combination benefit of both gate array solution and the ease of pDSP design [Xilinx Inc., 1997].

A FPGA design starts with a circuit schematic or high-level design description. Gate Array technology offers the ability to do many things in parallel. A Gate Array is a custom chip that allows very specific implementations of digital circuits to be constructed. It is an open grid of sites, which can be occupied by logic cells selected from a library. A schematic diagram can be drawn and then automatic tools of the FPGA technology will place the components of the circuit into the Gate Array sites.

Advantages of FPGAs include that parts of the design may be reprogrammed over and if there is a need to upgrade the design, what it needed is only reprogramming. FPGAs are pre-tested, which means that the traditional Gate Array design methodology requires costly manufacturing test suites unlike FPGAs. FPGAs are commodity part and therefore, production volume results in a lower per part cost. FPGAs can be dynamically reconfigured within the

system. Systems can be built adapting to changing conditions by altering the circuit configured within the FPGA. This re-configurable approach is popular since many systems need to perform several different functions [Xilinx Inc., 1997].




Figure 1.1 Gate Array design flow.

An alternative to using a schematic for the design description is to use a Hardware Description Language (HDL). HDL is a high level description of circuit behavior. These higher level descriptions are easier to create and understand than schematics and it looks like programming language. Very High Speed Integrated Circuit (VHSIC) HDL or VHDL as it is commonly known supports the design, documentation and efficient simulation of hardware from the digital system level to the gate level. It is used to model digital hardware and the synthesized code can be used as input to hardware synthesis tool.

With the limitations faced by the present DSP chips, programmable DSP chips are introduced. However, there are still performance limitations in the pDSPs. Therefore, with the combination of both FPGA technology and the VHDL synthesized codes, one flexible pDSP can be designed which will compromise all the factors that affect the improvement of a DSP.

### Objectives

The major objective of this research is to design and implement a general-purpose programmable DSP (pDSP) core using Very-High-Speed-Integrated-Circuit Hardware Description Language or VHDL. The VHDL codes will be synthesized into the hardware tool, which is where the Field Programmable Gate Arrays (FPGA) technology will be used. With the combination of a general-purpose pDSP core designed using VHDL and implementation using FPGA technology, most of the limitations will be overcome.

The pDSP core includes a hardware multiplier and an accumulator integrated into the main arithmetic processing units (datapath) of the processor. The hardware units include register files, program sequencer, data address generator (DAG) unit, arithmetic logic unit (ALU), and shifter unit.

The pDSP must be designed in such a way that parallel processing can be exploited and computational units can be integrated into the core with ease.

The idea of this work is to utilize the concept of Very Long Instruction Word (VLIW) architecture into the pDSP architecture. The attraction of the VLIW architecture is the ability to execute multiple instructions per cycle.