

**DETERMINISTIC AUTOMATIC TEST PATTERN GENERATION FOR
BUILT-IN SELF TEST SYSTEM**

By

MUHAMMAD NAZIR MOHAMMED KHALID

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia,
in Fulfilment of the Requirement for the Degree of Master of Science**

March 2006

*This thesis is dedicated to my family for their endless love,
Who encouraged and believe in me*

*Specially for my wife Noor Malawati Awang
Who being with me throughout my critical moment*

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfilment
of the requirement for the degree of Master of Science

**DETERMINISTIC AUTOMATIC TEST PATTERN GENERATION FOR
BUILT-IN SELF TEST SYSTEM**

By

MUHAMMAD NAZIR BIN MOHAMMED KHALID

March 2006

Chairman: Roslina Mohd Sidek, PhD

Faculty: Engineering

With a great growing use of electronic products in many aspects of society, it is evident that these products must perform reliably. Their reliability depends on the testing whether or not they have been manufactured properly and behave correctly.

To ease testing, digital systems are commonly designed with Built-In Self Test facility. For this reason, development of test pattern for BIST based on combination of Linear Feedback Shift Register (LFSR) and deterministic ATPG (DATPG) approach could provide more solutions, such as reduce testing time, high fault coverage and low area overhead.

One of the key challenges in BIST is the design of the Test Pattern Generation (TPG) that promised high fault coverage. The test pattern generation can be generated either manually or automatically. Problems related to ATPG are linked to the controllability and observability of the nodes in circuits. As far as the single stuck-at fault model is considered, efficient algorithms have been devised for combinational circuit. To illustrate that, the DATPG algorithm for digital combinational circuit using VHDL language is designed to generate the test patterns. Altera Max+plus II

software is used to simulate the DATPG design to achieve the minimum test patterns for digital combinational circuit. The simulation result will be presented in the form of waveform.

The results of DATPG for digital combinational circuit show that the sequence of LFSR has been reduced significantly. In BIST application, the minimum test patterns are applied to the adder/subtractor (A/S) known as circuit under test (CUT). A parallel A/S is chosen as a CUT due to the simplicity of the circuit architecture. The A/S is used to verify the proposed DATPG performance. Only one basic cell of the parallel A/S is required to determine the test pattern by considering the data flow from one cell to another. Identical test data can then be applied to both A/S inputs simultaneously. By reducing the number of test pattern, the testing time to market and manufacturing time is expected to reduce leading to reduction in the product cost.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia
sebagai memenuhi keperluan untuk ijazah Master Sains

**DETERMINISTIC AUTOMATIC TEST PATTERN GENERATION FOR
BUILT-IN SELF TEST SYSTEM**

Oleh

MUHAMMAD NAZIR BIN MOHAMMED KHALID

Mac 2006

Pengerusi: Roslina Mohd Sidek, PhD

Fakulti: Kejuruteraan

Oleh kerana penggunaan produk elektronik semakin meningkat dengan pesat di kalangan masyarakat, maka kebolehtahanan produk ini perlu ditingkatkan supaya ia dapat beroperasi dengan lebih lama. Kebiasaanannya kebolehtahanannya bergantung kepada pengujian untuk menentukan sama ada litar yang dihasilkan beroperasi dengan baik dan betul. Untuk memudahkan pengujian, sistem digital kebiasaanannya direkabentuk dengan fasiliti “Built-In Self Test”. Atas alasan ini, pembangunan corak data pengujian untuk BIST berdasarkan gabungan “Linear Feedback Shift Register (LFSR)” dan kaedah “deterministic” boleh menyediakan satu penyelesaian untuk memendekkan masa pengujian, mencapai liputan kesalahan tertinggi dan hanya menggunakan ruang litar yang minimum.

Salah satu cabaran dalam BIST ialah merekabentuk TPG yang dapat memberikan liputan kesalahan tertinggi. Corak pengujian boleh dijana secara manual ataupun secara automatik. Masalah ATPG berkaitan dengan kebolehkawalan dan pemerhatian bagi nod-nod salah suatu litar. Sekiranya model kesalahan “Stuck-at” dipertimbangkan, algorithma yang berkesan telah digunakan untuk litar kombinasi.

Oleh itu, sistem ATPG bagi litar digit menggunakan bahasa VHDL telah direkabentuk untuk menghasilkan paten pengujian. Perisian Altera MAX+plus II, digunakan dalam penyelidikan ini bagi mendapatkan paten pengujian yang minima untuk litar digit. Keputusan simulasi yang diperolehi ditunjukkan dalam bentuk gelombang.

Keputusan dari sistem ATPG untuk Litar Digit menunjukkan bahawa masa pengujian LFSR telah dipendekkan. Dalam BIST, corak pengujian yang minima digunakan keatas Penambah/Penolak yang dikenali sebagai litar yang diuji (CUT). Penambah/Penolak Selari telah dipilih sebagai CUT di sebabkan oleh rekabentuk litarnya yang ringkas. Penambah/Penolak ini digunakan untuk mengesahkan prestasi DATPG yang dicadangkan. Hanya satu sel Penambah/Penolak Selari diperlukan untuk menentukan corak pengujian dengan mengambil kira aliran data dari satu sel kepada yang lain. Data pengujian yang sama kemudian boleh dikenakan kepada kedua-dua input Penambah/Penolak secara serentak. Dengan mengurangkan paten ujian, masa untuk pemasaran dan pembuatan dijangka akan berkurang dan ini akan menjurus kepada pengurangan kos pembuatan.

ACKNOWLEDGEMENTS

Foremost, I would like to express my very sincere gratitude and appreciation to my ever supportive supervisor, Dr. Roslina Mohd Sidek, who has given me guidance, suggestions and valuable advice to me throughout the whole duration of my thesis.

My sincere gratitude also to my fellow course mates and those whom spend their time assisted and encouraged me directly and indirectly towards the success of this thesis.

Finally, I would like to address my greatest gratitude and appreciation to my family who indeed support with their endless love, encouragement and care for me to complete my thesis.

I certify that an Examination Committee has met on 1 Mac 2006 to conduct the final examination of Muhammad Nazir Mohammed Khalid on his Master of Science thesis entitled “Deterministic Automatic Test Pattern Generation for Built-In Self Test System” in accordance with Universiti Pertanian Malaysia (Higher Degree) Act 1980 and Universiti Pertanian Malaysia (Higher Degree) Regulations 1981. The Committee recommends that the candidate be awarded the relevant degree. Members of the Examination Committee are as follows:

Rahman Wagiran, M.Sc.

Lecturer

Faculty of Engineering
Universiti Putra Malaysia
(Chairman)

S.S. Jamuar, PhD

Professor

Faculty of Engineering
Universiti Putra Malaysia
(Internal Examiner)

Nurul Amziah Md Yunus, M.Sc.

Lecturer

Faculty of Engineering
Universiti Putra Malaysia
(Internal Examiner)

Othman Sidek, PhD

Associate Professor

Faculty of Engineering
Universiti Sains Malaysia
(External Examiner)

HASANAH MOHD GHAZALI, PhD

Professor/Deputy Dean
School of Graduate Studies
Universiti Putra Malaysia

Date:

This thesis submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Master of Science. The members of the Supervisory Committee are as follows:

Roslina Moha Sidek, PhD

Lecturer

Faculty of Engineering

Universiti Putra Malaysia

(Chairman)

Hamiruce Marhaban, PhD

Lecturer

Faculty of Engineering

Universiti Putra Malaysia

(Member)

Wan Zuha Wan Hasan, M.Sc

Lecturer

Faculty of Engineering

Universiti Putra Malaysia

(Member)

AINI IDERIS, PhD

Professor/Dean

School of Graduate Studies

Universiti Putra Malaysia

Date:

DECLARATION

I hereby declare that the thesis is based on my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.

MUHAMMAD NAZIR MOHAMMED KHALID

Date:

TABLE OF CONTENTS

	Page
DEDICATION	ii
ABSTRACT	iii
ABSTRAK	v
ACKNOWLEDGEMENTS	vii
APPROVAL	viii
DECLARATION	x
LIST OF FIGURES	xiii
LIST OF TABLES	xv
LIST OF ABBREVIATIONS	xvi
 CHAPTER	
1 INTRODUCTION	1
1.1 Testability Concepts	1
1.2 Current Practice of Digital Functional Testing	2
1.2.1 Test Pattern Generation	2
1.2.2 Built-in Self Test (BIST) Features	4
1.3 VHDL	5
1.4 Objective	5
1.5 Thesis Organization	5
2 LITERATURE REVIEW	7
2.1 VLSI Testing Problems	7
2.1.1 The Input Combinational Problem	7
2.1.2 The Sequential Circuit Problem	7
2.1.3 The Gate I/O Ratio Problem	8
2.1.4 Test Generation Problem	8
2.1.5 Fault Simulation Problem	9
2.2 Fault Model	9
2.2.1 Single Stuck-at Fault Model	10
2.2.2 Multiple Stuck-at Fault Model	11
2.2.3 Bridging Fault Model	12
2.2.4 Stuck-Open (SOP) Fault Model	13
2.3 Test Pattern Generation (TPG)	14
2.4 Test Pattern Generation for Built in Self Test (BIST)	17
2.4.1 Linear Feedback Shift Register (LFSR)	18
2.4.2 Signature Analysis	18
2.5 Discussion	18
2.6 Conclusion	19
3 METHODOLOGY	20
3.1 Deterministic Automatic Test Pattern Generation (DATPG) Algorithm	20

3.2	Test Pattern Generation for a Sample Circuit	28
3.2.1	Stuck-at 0 operation (Test = '0')	29
3.2.2	Stuck-at 1 operation (Test = '1')	32
3.2.3	Test Pattern Minimization for s-a-0	34
3.2.4	Test Pattern Minimization for s-a-1	37
3.2.5	Final Minimization of Test Patterns	38
3.3	Design of DATPG System for 1-bit Adder/Subtractor (A/S)	39
3.4	Built-in Self Test Process Flow	40
3.5	Design of 4-bit Parallel A/S	42
3.6	Sequence of LFSR and Signature Analysis (SA)	43
3.6.1	Design of LFSR for Parallel A/S	44
3.6.2	Design of the SA for Parallel A/S	45
3.7	Summary	47
4	RESULTS AND DISCUSSIONS	49
4.1	Deterministic Automatic Test Pattern Generation	49
4.1.1	Circuit under Test (CUT) in VHDL	50
4.1.2	Counter in VHDL	51
4.1.3	Comparator in VHDL	52
4.1.4	Cont in VHDL	53
4.2	Test Pattern Generation System for Sample Circuit	54
4.3	Test Pattern Generation System for A/S Circuit	55
4.4	Linear Feedback Shift Register (LFSR)	56
4.5	Signature Analysis (SA)	56
4.6	ATPG for BIST	57
4.7	General Discussion	58
5	CONCLUSION	60
REFERENCES		62
APPENDICES		64
BIODATA OF THE AUTHOR		93