Keyword Search:


Bookmark and Share

Design of a sub-picosecond jitter with adjustable-range CMOS delay-locked loop for high-speed and low-power applications

Abdulrazzaq, Bilal Isam and Ibrahim, Omar J. and Kawahito, Shoji and Mohd Sidek, Roslina and Shafie, Suhaidi and Md Yunus, Nurul Amziah and Lee, Lini and Abdul Halin, Izhal (2016) Design of a sub-picosecond jitter with adjustable-range CMOS delay-locked loop for high-speed and low-power applications. Sensors, 16 (10). art. no. 1593. pp. 1-15. ISSN 1424-8220

[img] PDF
Restricted to Repository staff only

6Mb

Official URL: http://www.mdpi.com/1424-8220/16/10/1593

Abstract

A Delay-Locked Loop (DLL) with a modified charge pump circuit is proposed for generating high-resolution linear delay steps with sub-picosecond jitter performance and adjustable delay range. The small-signal model of the modified charge pump circuit is analyzed to bring forth the relationship between the DLL’s internal control voltage and output time delay. Circuit post-layout simulation shows that a 0.97 ps delay step within a 69 ps delay range with 0.26 ps Root-Mean Square (RMS) jitter performance is achievable using a standard 0.13 μm Complementary Metal-Oxide Semiconductor (CMOS) process. The post-layout simulation results show that the power consumption of the proposed DLL architecture’s circuit is 0.1 mW when the DLL is operated at 2 GHz.

Item Type:Article
Keyword:Delay step; Delay range; Time jitter; Delay-locked loop (DLL); Charge pump; Capacitor-reset circuit (CRC)
Faculty or Institute:Faculty of Engineering
Publisher:MDPI
DOI Number:10.3390/s16101593
Altmetrics:http://www.altmetric.com/details.php?domain=psasir.upm.edu.my&doi=10.3390/s16101593
ID Code:55975
Deposited By: Nabilah Mustapa
Deposited On:03 Jul 2017 17:25
Last Modified:03 Jul 2017 17:25

Repository Staff Only: Edit item detail