



UNIVERSITI PUTRA MALAYSIA

**DESIGN OF A CURRENT CONVEYOR ANALOGUE MULTIPLIER FOR
ENERGY METER USING 0.35 μm MIMOS CMOS TECHNOLOGY**

NG MIN SHEN

FK 2007 69

**DESIGN OF A CURRENT CONVEYOR ANALOGUE MULTIPLIER FOR
ENERGY METER USING 0.35 μ m MIMOS CMOS TECHNOLOGY**

By

NG MIN SHEN

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia,
in Fulfilment of the Requirement for the Degree of Master of Science**

December 2007



**DEDICATED TO
MY LATE MOTHER
MADAM KONG SIEW HONG**



Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfilment
of the requirement for the degree of Master of Science

**DESIGN OF A CURRENT CONVEYOR ANALOGUE MULTIPLIER FOR
ENERGY METER USING 0.35 μm MIMOS CMOS TECHNOLOGY**

By

NG MIN SHEN

December 2007

Chairman: Professor Sudhanshu Shekhar Jamuar

Faculty: Engineering

Analogue VLSI circuits are essential in many real-time signal processing applications as naturally occurring signals are analogue. The four-quadrant analogue multiplier is a key building block in analogue signal processing circuits. It is used to construct circuits like the modulator and waveform generator. The ideal output (V_{out}) of a multiplier is related to the inputs by $V_{out} = K_m V_X V_Y$, where K_m is the multiplier gain with units of V^{-1} , and V_X and V_Y are input voltages. In reality, imperfections exist in the multiplier gain, resulting in offsets and nonlinearities. Important parameters such as power dissipation, supply voltage, input dynamic range, bandwidth, total harmonic distortion (THD) and linearity are used to assess the performance of an analogue multiplier.

Nowadays both digital and analogue systems are routinely integrated onto single chips. Digital circuits commonly use low-voltage supply and employ techniques to reduce power consumption. Mixed analogue-digital circuits must be designed to operate in a low-voltage, low-power environment. Conventional analogue multipliers designed with low supply voltage suffer from performance trade-offs, resulting in low bandwidth and low dynamic range because the design of analogue



circuits is a trade-off of various performance parameters such as power dissipation, supply voltage, gain, linearity and noise.

The objective of this research is to design a low-voltage, low-power CMOS analogue multiplier that will address the above problems. The multiplier is designed in a modified bridged-triode scheme (MBTS) and uses current conveyors. As all analogue circuits can be decomposed into several sub-circuits, the performance of these sub-circuits decides the characteristics of the resultant circuit structure. The proposed circuit makes use of the current conveyor's many special features, such as high output impedance and large bandwidth, to construct a low-voltage four-quadrant multiplier.

The analogue multiplier designed in this research operates with a supply voltage of $\pm 1V$. The total harmonic distortion obtained from this multiplier is less than two percent, the input operating swing is up to $1V_{pp}$, and the bandwidth achieved is more than 100MHz. It is designed using a $0.35\mu m$ technology from the Malaysian Institute of Microelectronics (MIMOS). In addition, an RMS-to-DC converter is designed using the same low-voltage design technique used for designing the adaptively-biased low-voltage current mirror (ABLVC). Then an energy meter is designed using this analogue multiplier and the RMS-to-DC converter.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia
sebagai memenuhi keperluan untuk ijazah Master Sains

**REKA BENTUK PENDARAB ANALOG KONVEYOR ARUS UNTUK
METER TENAGA MENGGUNAKAN TEKNOLOGI $0.35 \mu\text{m}$ CMOS MIMOS**

Oleh

NG MIN SHEN

Disember 2007

Pengerusi: Profesor Sudhanshu Shekhar Jamuar

Fakulti: Kejuruteraan

Litar analog VLSI adalah penting dalam banyak aplikasi pemprosesan isyarat masa nyata kerana isyarat semula jadi adalah bersifat analog. Pendarab analog empat kuadran adalah blok binaan yang amat penting dalam litar pemprosesan isyarat analog. Ia digunakan untuk membina litar seperti pemodulat dan penjana gelombang. Keluaran yang unggul (V_{out}) untuk suatu pendarab boleh dikaitkan kepada masukannya menerusi persamaan $V_{out} = K_m V_X V_Y$, di mana K_m adalah gandaan pendaraban dalam unit V^{-1} , dan V_X serta V_Y adalah voltan masukan dwikutub. Hakikatnya, ketidaksempurnaan wujud dalam gandaan tersebut dan ini mengakibatkan ofset dan ketidaklinearan. Parameter-parameter yang penting seperti pelesapan kuasa, voltan bekalan, julat dinamik masukan, lebar jalur, jumlah herotan harmonik (THD) dan kelinearan digunakan untuk menilai prestasi pendarab analog.

Masa ini kedua-dua sistem digital dan analog lazimnya diintegrasikan ke dalam cip tunggal. Litar digital lazimnya menggunakan voltan bekalan rendah dan pelbagai teknik untuk mengurangkan penggunaan kuasa. Litar campuran analog-digital perlu direka bentuk untuk beroperasi dalam persekitaran voltan dan kuasa rendah. Pendarab analog bervoltan rendah yang direka bentuk secara konvensional akan

terjejas prestasinya kerana wujudnya keseimbangan antara jenis prestasi yang berlainan, lalu mengakibatkan lebar jalur yang terbatas dan julat dinamik yang rendah. Ini berpunca daripada sifat reka bentuk litar analog yang mana parameter-parameter prestasi seperti pelesapan kuasa, voltan bekalan, gandaan, kelinearan dan aras hingar perlu diseimbangkan antara satu sama lain.

Objektif penyelidikan ini ialah reka bentuk suatu pendarab analog CMOS berbekal voltan rendah dan berkuasa rendah yang akan menangani masalah yang telah disebut. Pendarab ini direka bentuk dalam skema perentang triod terubah suai (MBTS) dan ia menggunakan konveyor arus. Oleh kerana kesemua litar analog boleh dipecahkan kepada beberapa sublitar, prestasi sublitar akan menentukan sifat-sifat litar keseluruhan. Litar yang dicadangkan telah mempergunakan ciri-ciri istimewa konveyor arus seperti impedans keluaran yang tinggi dan julat lebar jalur yang besar untuk membina satu pendarab empat kuadran bervoltan rendah.

Pendarab analog yang direka bentuk dalam penyelidikan ini beroperasi dengan bekalan voltan ± 1 V. Jumlah herotan harmonik pendarab ini adalah kurang daripada dua peratus, ayunan masukan yang beroperasi sehingga 1 V_{pp} dan julat lebar jalur adalah melebihi 100 MHz. Ia direka bentuk menggunakan teknologi $0.35 \text{ } \mu\text{m}$ daripada Institut Mikroelektronik Malaysia (MIMOS). Selain itu, satu penukar RMS-ke-DC telah direka bentuk dengan menggunakan teknik reka bentuk bervoltan rendah yang sama dengan teknik yang digunakan ke atas cermin arus dikawalsuai bervoltan rendah. Penukar RMS-ke-DC digunakan bersama pendarab analog untuk mereka bentuk sebuah meter tenaga.

ACKNOWLEDGEMENTS

My deepest thanks to the chairman of the supervisory committee, Professor Sudhanshu Shekhar Jamuar, and the other members of the committee, Dr. Roslina Sidek and Mr. Rahman Wagiran. They provided the things that I needed to complete this project and guided me to the very end.

I am indebted to Chui Yew Leong, Wael Hasin, Sia Lih Huoy, and Ng Chee Kyun. They assisted me with advice on my work and in navigating through the procedure and system of a master's programme.

Special thanks to Mr. Tan Kong Yew and members of the Analogue Mixed-Signal Department in the Malaysian Institute of Microelectronics (MIMOS). They have not hesitated in answering any of my enquiries.

I am grateful for the support and encouragement from my family. My apologies and heartfelt gratitude to all those who have assisted me and yet have not being acknowledged by name. Lastly, I acknowledge Jesus Christ, my Saviour, my Lord and my Master.



I certify that an Examination Committee has met on 31 December 2007 to conduct the final examination of Ng Min Shen on his Master of Science thesis entitled "Design of Current Conveyors Analogue Multiplier for Energy Meter using 0.35 µm MIMOS CMOS Technology" in accordance with Universiti Pertanian Malaysia (Higher Degree) Act 1980 and Universiti Pertanian Malaysia (Higher Degree) Regulations 1981. The Committee recommends that the candidate be awarded the relevant degree. Members of the Examination Committee are as follows:

NORMAN MARIUN, PhD

Professor / Deputy Dean (Research and Post Graduate Studies)
Department of Electrical and Electronics Engineering
Faculty of Engineering
Universiti Putra Malaysia
(Chairman)

SYED JAVAID IQBAL, PhD

Lecturer
Department of Electrical and Electronics Engineering
Faculty of Engineering
Universiti Putra Malaysia
(Internal Examiner)

MOHD NIZAR HAMIDON, PhD

Lecturer
Department of Electrical and Electronics Engineering
Faculty of Engineering
Universiti Putra Malaysia
(Internal Examiner)

TUN ZAINAL AZNI ZULKIFLI, PhD

Lecturer
School of Electrical and Electronics Engineering
Universiti Sains Malaysia Engineering Campus
(External Examiner)

HASANAH MOHD GHAZALI, PhD

Professor / Deputy Dean
School of Graduate Studies
Universiti Putra Malaysia

Date:

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Master of Science. The members of the Supervisory Committee were as follows:

Sudhanshu Shekhar Jamuar, PhD

Professor

Faculty of Engineering

Universiti Putra Malaysia

(Chairman)

Roslina Sidek, PhD

Lecturer

Faculty of Engineering

Universiti Putra Malaysia

(Member)

Rahman Wagiran, M.Sc.

Senior Lecturer

Faculty of Engineering

Universiti Putra Malaysia

(Member)

AINI IDERIS, PhD

Professor and Dean

School of Graduate Studies

Universiti Putra Malaysia

Date: 10 April 2008



DECLARATION

I hereby declare that the thesis is based on my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.

NG MIN SHEN

Date: 29 February 2008

TABLE OF CONTENTS

	Page
DEDICATION	ii
ABSTRACT	iii
ABSTRAK	v
ACKNOWLEDGEMENTS	vii
APPROVAL	viii
DECLARATION	x
LIST OF TABLES	xiii
LIST OF FIGURES	xiv
LIST OF ABBREVIATIONS	xix
LIST OF NOTATIONS	xxi
 CHAPTER	
1 INTRODUCTION	1
1.1 Problem Statements	2
1.2 Aim and Objectives	3
1.3 Thesis Organizations	5
2 LITERATURE REVIEW	7
2.1 Limits to Low-Voltage, Low-Power Analogue Circuit Design	8
2.1.1 Fundamental Limits	9
2.1.2 Practical Limits	9
2.1.3 Problems with Supply Voltage Reduction	10
2.2 Design Principles for Low-Voltage, Low-Power Analogue Integrated Circuits	13
2.3 Low-Voltage Analogue Circuit Design Techniques	15
2.4 Analogue Cells	17
2.4.1 Current Mirror	17
2.4.2 Current Conveyor	18
2.5 CMOS Four-Quadrant Analogue Multiplier	21
2.6 Current-Mode CMOS RMS-to-DC Converter	24
2.7 Energy Meter	29
2.8 MOSFET Behaviour	30
2.9 Transistor and Circuit Modelling	31
2.10 Layout of Analogue Integrated Circuits	33
2.11 Conclusion	35
3 METHODOLOGY	36
3.1 Current mirror	36
3.1.1 Low-Voltage Current Mirror (LVCM)	37
3.1.2 Adaptively-Biased Low-Voltage Current Mirror (ABLVM)	38
3.2 Current Conveyor	39
3.3 Four-Quadrant Analogue Multiplier	41
3.3.1 Four-Quadrant Analogue Multiplier in	

	Modified Bridged-Triode Scheme (MBTS)	41
3.3.2	Design of Four-Quadrant Analogue Multiplier in MBTS using Current Conveyors	47
3.4	Current-mode RMS-to-DC Converter	50
3.5	Energy Meter	51
3.6	Summary	59
4	RESULTS AND DISCUSSION	60
4.1	Simulation Results of ABLVCM	60
4.2	Simulation Results of Class AB CCII+	66
4.3	Simulation Results of Four-Quadrant Analogue Multiplier in Modified Bridged-Triode Scheme (MBTS)	69
4.4	Simulation Results of Four-Quadrant Analogue Multiplier in MBTS Designed Using Current Conveyors	76
4.5	Simulation Results of Modified Current-Mode RMS-to-DC Converter	85
4.6	Simulation Results of Energy Meter	89
4.7	Conclusion	92
5	CONCLUSION AND FUTURE WORKS	94
5.1	Introduction	94
5.2	Summary of Research Work	96
5.3	Future Works	98
REFERENCES		101
APPENDICES		104
BIODATA OF THE AUTHOR		136

LIST OF TABLES

Table		Page
2.1 Comparison of Various Multiplier Designs.	24	
2.2 MOSFET equations.	31	
4.1 Aspect ratios of n-channel and p-channel ABLVCM.	61	
4.2 Values of other components of n-channel and p-channel ABLVCM.	61	
4.3 Aspect ratios of low-voltage class AB CCII+.	67	
4.4 Aspect ratios of four-quadrant analogue multiplier in MBTS.	69	
4.5 Characteristics of multiplier in MBTS.	76	
4.6 Aspect ratios of analogue multiplier in MBTS using CCs.	76	
4.7 Components values of analogue multiplier in MBTS using CCs.	77	
4.8 Modified aspect ratios of multiplier in MBTS using CCs.	79	
4.9 Modified components values of multiplier in MBTS using CCs.	79	
4.10 Characteristics of analogue multiplier using CCs in MBTS.	83	
4.11 Aspect ratios of modified current-mode RMS-to-DC converter.	85	
4.12 Aspect ratios of op amp in precision clamping circuit.	89	
4.13 Values of components of energy meter.	90	
A.1 Aspect ratios of n-channel and p-channel ABLVCM.	124	
A.2 Values of other components of n-channel and p-channel ABLVCM.	124	
A.3 Aspect ratios of low-voltage class AB CCII+.	127	

LIST OF FIGURES

Figure	Page
1.1 Block schematic of a multiplier.	2
2.1 Analogue design octagon.	8
2.2 Basic CM structure.	17
2.3 Block diagram of a CC.	19
2.4 Conventional non-inverting, second generation class AB current conveyor (CCII+) (Elwan & Soliman, 1997).	21
2.5 Block schematic of a multiplier (Baker, Li & Boyce, 1998).	22
2.6 Different MOS translinear loops – (a) up-down, and (b) stacked.	26
2.7 (a) Geometric-mean cell (b) Squarer/divider cell (López-Martín & Carlosena, 2003).	28
2.8 RMS-to-DC converter (López-Martín & Carlosena, 2003).	29
2.9 An installation of an energy meter (Methawee & Leelarasmee, 2004).	30
2.10 Small-signal model of an NMOS operating in saturation region.	32
2.11 Small-signal model of a PMOS operating in saturation region.	32
2.12 Small-signal model of the MOSFET operating in the triode region.	33
2.13 Different analogue layout techniques – (a) folded layout (b) multi-gate finger layout (Yan, 2005).	34
3.1 LVCM structure (Rajput & Jamuar, 2001a).	37
3.2 n-channel ABLVCM structure (Rajput & Jamuar, 2001a).	38
3.3 p-channel ABLVCM structure.	39
3.4 Circuit diagram of low-voltage class AB CCII+ (Rajput & Jamuar, 2001b).	40
3.5 Four-Quadrant Analogue Multiplier in Modified Bridged-Triode Scheme (MBTS) (Li, 2003).	42



3.6	Conventional CSF in push-pull form.	43
3.7	CSF in push-pull form with (a) single output (b) two outputs (Li, 2003).	44
3.8	V_G -sub circuit diagram (Li, 2003).	44
3.9	Multiplication principle of two bi-directional bridged NMOS.	45
3.10	Implementation of analogue multiplier using current conveyors.	47
3.11	Level shifter using an ABLVCM as an active load.	48
3.12	Implementation of analogue multiplier using current conveyors with addition of resistors and capacitors.	50
3.13	Modified geometric-mean cell.	52
3.14	Modified squarer-divider cell.	53
3.15	Modified current-mode RMS-to-DC converter.	54
3.16	Block diagram of energy meter.	54
3.17	Level-shifted signal as input for the RMS-to-DC converter.	55
3.18	Precision clamping circuit.	56
3.19	CMOS Operational amplifier (Baker, Li & Boyce, 1998).	56
3.20	(a) Measured voltage channelled to input of RMS-to-DC converter (b) Measured current channelled to input of RMS-to-DC converter.	57
3.21	RMS-to-DC converter output to analogue multiplier.	58
3.22	CCII+ based integrator circuit.	59
4.1	V_{in} against I_{in} of the ABLVCM.	62
4.2	Current transfer of the ABLVCM.	63
4.3	Frequency response of the ABLVCM.	63
4.4	Current-voltage characteristics of the n-channel ABLVCM.	64
4.5	Current-voltage characteristics of the p-channel ABLVCM.	65
4.6	Output voltage range and multiplication of class AB CCII+.	68
4.7	Output current frequency response of low-voltage class AB CCII+.	68



4.8	DC transfer curves – $V_{SUPPLY} = \pm 1.5$ V, $V_G = 0.2$ V, $R_L = 1$ k Ω .	70
4.9	DC transfer curves – $V_{SUPPLY} = \pm 1$ V, $V_G = 0.4$ V, $R_L = 10$ k Ω .	70
4.10	DC transfer curves – $V_{SUPPLY} = \pm 0.5$ V, $V_G = 0.35$ V, $R_L = 1.5$ M Ω .	71
4.11	DC transfer curves – $V_{SUPPLY} = \pm 0.2$ V, $V_G = 0.3$ V, $R_L = 150$ M Ω .	72
4.12	Carrier input, V_C (top), Modulation input, V_M (bottom)	73
4.13	100% amplitude modulation ($V_{OC} = 0$, $V_{OM} = 0$) (top), partial amplitude modulation ($V_{OC} = 0$, $V_{OM} \neq 0$) (bottom).	73
4.14	Offset-induced 100% amplitude modulation ($V_{OC} \neq 0$, $V_{OM} = 0$) (top), offset-induced partial amplitude modulation ($V_{OC} \neq 0$, $V_{OM} \neq 0$) (bottom).	74
4.15	Frequency response of multiplier in MBTS.	75
4.16	DC transfer curves – $V_{SUPPLY} = \pm 1$ V, $R_L = 10$ k Ω .	77
4.17	Frequency response of analogue multiplier in MBTS using CCs.	78
4.18	DC transfer curves – $V_{SUPPLY} = \pm 1$ V, $R_L = 17$ k Ω .	80
4.19	100% amplitude modulation ($V_{OC} = 0$, $V_{OM} = 0$) (top), partial amplitude modulation ($V_{OC} = 0$, $V_{OM} \neq 0$) (bottom).	81
4.20	Offset-induced 100% amplitude modulation ($V_{OC} \neq 0$, $V_{OM} = 0$) (top), offset-induced partial amplitude modulation ($V_{OC} \neq 0$, $V_{OM} \neq 0$) (bottom).	81
4.21	Frequency response of analogue multiplier in MBTS using CCs.	82
4.22	Time response for a 10 kHz, 50% duty cycle rectangular pulse train input.	86
4.23	Current transfer of RMS-to-DC converter for 20% duty cycle rectangular pulse train input.	87
4.24	Current transfer of RMS-to-DC converter for 50% duty cycle rectangular pulse train input.	88
4.25	Current transfer of RMS-to-DC converter for 80% duty cycle rectangular pulse train input.	88
4.26	Current transfer of RMS-to-DC converter for different frequencies of sine wave input.	89
4.27	Clamped currents as inputs of RMS-to-DC converter.	91



4.28	Outputs of RMS-to-DC converter as inputs of analogue multiplier.	91
4.29	Analogue multiplier and integrator outputs.	92
A.1	Basic structure of an <i>n</i> -type MOS device (Yan, 2005).	109
A.2	Drain current versus drain-source voltage (Andreani, n.d.).	110
A.3	Drain current versus gate-source voltage (Razavi, 2001).	111
A.4	Capacitances between the terminals of a MOSFET (Razavi, 2001).	112
A.5	Small-signal model of M ₂ of LVCM.	112
A.6	Small-signal model of LVCM output.	113
A.7	Small-signal model of ABLVCM output.	115
A.8	Small-signal modelling of level shifter.	116
A.9	Small-signal modelling of analogue multiplier using CCs.	119
A.10	Small-signal modelling of analogue multiplier using CCs with addition of resistors and capacitors.	121
A.11	V_{in} against I_{in} of the ABLVCM.	125
A.12	Current transfer of the ABLVCM.	125
A.13	Frequency response of the ABLVCM.	126
A.14	Current-voltage characteristics of the n-channel ABLVCM.	126
A.15	Current-voltage characteristics of the p-channel ABLVCM.	127
A.16	Output voltage range and multiplication of low-voltage class AB CCII+.	128
A.17	Frequency response of low-voltage class AB CCII+.	129
A.18	DC transfer curves – $V_{SUPPLY} = \pm 1.5$ V, $V_G = 1.2$ V, $R_L = 1$ kΩ.	130
A.19	DC transfer curves – $V_{SUPPLY} = \pm 1$ V, $V_G = 1.2$ V, $R_L = 100$ kΩ.	130
A.20	DC transfer curves – $V_{SUPPLY} = \pm 0.5$ V, $V_G = 1.2$ V, $R_L = 100$ MΩ.	131
A.21	DC transfer curves – $V_{SUPPLY} = \pm 0.2$ V, $V_G = 1.2$ V, $R_L = 1$ GΩ.	131
A.22	Modulation input, V_M (top), Carrier input, V_C (bottom).	132

A.23	100% amplitude modulation ($V_{OC} = 0, V_{OM} = 0$) (top), partial amplitude modulation ($V_{OC} = 0, V_{OM} \neq 0$) (bottom).	132
A.24	Offset-induced 100% amplitude modulation ($V_{OC} \neq 0, V_{OM} = 0$) (top), offset-induced partial amplitude modulation ($V_{OC} \neq 0, V_{OM} \neq 0$) (bottom).	133
A.25	Frequency response of multiplier in MBTS.	134



LIST OF ABBREVIATIONS

ABLVCM	Adaptively-Biased Low-Voltage Current Mirror
AC	Alternating Current
BJT	Bipolar Junction Transistor
BSIM	Berkeley Short-Channel IGFET Model
CC	Current Conveyor
CCII+	Second generation class AB current conveyor
CFB	Current-Feedback
CM	Current Mirror
CMC	Current-Mode Circuit
CMOS	Complementary Metal-Oxide Semiconductor
CSF	Complementary Source Follower
DC	Direct Current
EDA	Electronic Design Automation
FG	Floating-Gate
KVL	Kirchhoff's Voltage Law
LVCM	Low-Voltage Current Mirror
MBTS	Modified Bridged-Triode Scheme
MIMOS	Malaysian Institute of Microelectronics
MOS	Metal-Oxide Semiconductor
MOSFET	Metal-Oxide Semiconductor Field Effect Transistor
NMOS	<i>n</i> -type Metal-Oxide Semiconductor
OTA	Operational Transconductance Amplifier
PMOS	<i>p</i> -type Metal-Oxide Semiconductor

RMS	Root Mean Square
SNR	Signal-to-Noise Ratio
SPICE	Simulation Programme with Integrated Circuit Emphasis
THD	Total Harmonic Distortion
TSMC	Taiwan Semiconductor Manufacturing Company
VLSI	Very-Large-Scale Integration
VMC	Voltage-Mode Circuit

LIST OF NOTATIONS

α_o	Current conveyor current transfer function
C_{ox}	Gate oxide capacitance per unit area of a MOSFET
f	Frequency
g_{ds}	MOSFET Conductance
g_m	MOSFET Transconductance
γ	MOSFET body effect coefficient
γ_o	Current conveyor voltage transfer function
I_D	MOSFET drain current
$I_{int\ ra}$	Intra-cell interference
k	Boltzmann's constant
K_m	Multiplier gain
λ	MOSFET channel-length modulation coefficient
L	MOSFET channel length
M	Number of gate fingers of MOSFET
Φ_F	MOSFET bulk electrostatic potential
P	Power
r_o	Resistor that represents the channel length modulation
T	Temperature
μ	Average electron mobility in the channel of a MOSFET
V_{DD}	Positive Supply Voltage
V_{DS}	Drain-source voltage of MOSFET
V_{GS}	Gate-source voltage of MOSFET

V_{pp}	Peak-to-peak voltage
V_{SB}	Source-bulk voltage of MOSFET
V_{SS}	Negative Supply Voltage
V_{TH}	Threshold/overdrive voltage of MOSFET
V_{TH0}	Zero-bias threshold/overdrive voltage of MOSFET
W	MOSFET channel width

CHAPTER 1

INTRODUCTION

Analogue VLSI circuits are essential in many real-time signal processing applications as naturally occurring signals are analogue. They are used in applications such as integrated sensing, image processing, speech recognition, etc. Integrated analogue circuits offer speed, precision, complexity and cost competitiveness over discrete implementation.

The prediction of the demise of analogue electronics over the last decades has proven to be unfounded. Analogue circuit designers continue to be in great demand even as many functions that were traditionally implemented in the analogue domain have migrated into the digital domain now.

This is because the physical world is inherently analogue and analogue circuitry remains absolutely necessary in converting analogue to digital information and vice-versa. As new applications continue to emerge, analogue circuits with their superior performance in speed and power are employed. Wireless communications and artificial neural networks are some examples of mixed system where both digital and analogue circuits are routinely integrated onto single chips. Analogue multipliers are one widely used sub-system in analogue signal processing, which find applications in the modulator, waveform generator, adaptive filters, and even as a weighting synapse in an artificial neural network.

Deleted:

Deleted: 1.

The increasing demands of mobile devices, such as mobile phones, laptops, hearing aids and pacemakers, necessitate the use of low-power analogue circuits operating with low voltage. Low-power use is essential to ensure reasonable battery life and weight. Even in non-mobile devices, low-power use helps to reduce the size of the heat-removal device. So an important research area for analogue circuitry is the area of low-voltage and low-power design.

1.1 Problem Statements

Deleted: and Motivations

The ideal output of a multiplier, shown in Figure 1.1, is related to the inputs by $V_{out} = K_m V_X V_Y$, where K_m is the multiplier gain with units of V^{-1} , and V_X and V_Y are input voltages. In reality, imperfections exist in the multiplier gain, resulting in output offsets and nonlinearities. Power dissipation, supply voltage, input dynamic range, bandwidth, total harmonic distortion (THD) and linearity are other important parameters, which are used to assess the performance of an analogue multiplier.

Deleted:




Figure 1.1: Block schematic of a multiplier.

Conventional designs for CMOS analogue multipliers are based on the square-law characteristics of the MOS transistor (Bult & Wallinga, 1986) (Pena-Finol &

Deleted: is

Deleted: 1.