

**HOT CARRIER STUDIES ON HETEROSTRUCTURE SILICON
GERMANIUM P-CHANNEL METAL OXIDE SEMICONDUCTOR FIELD
EFFECT TRANSISTOR**

By

KENNY GAN CHYE SIONG

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia,
in Fulfilment of the Requirements for the
Degree of Master of Science**

November 2004

Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment
of the requirement for the degree of Master of Science

**HOT CARRIER STUDIES ON HETEROSTRUCTURE SILICON
GERMANIUM P-CHANNEL METAL OXIDE SEMICONDUCTOR FIELD
EFFECT TRANSISTOR**

By

KENNY GAN CHYE SIONG

November 2004

Chairman : Roslina Mohd Sidek, Ph.D.

Faculty : Engineering

This study examines the susceptibility of hot carrier effects on various Heterostructures Silicon Germanium P-Channel Metal Oxide Semiconductor Field Effect Transistor (SiGe PMOSFET) such as Strained SiGe Channel and Strained SiGe Source/Drain PMOSFET. The results were compared with Si Channel PMOSFET.

The hot carrier effect of these structures was investigated in the aspect of material, structural and mobility via impact ionization. Simulations were performed with ATLAS/BLAZE 2D to design the device structures and to simulate the hot carrier effects indicated by substrate and gate current.

The SiGe heterostructure PMOSFETs have higher hot carrier effects as verified by substrate current with an increase of 131% for Strained SiGe Channel PMOSFET and 199% for Strained SiGe Source and Drain PMOSFET with 25% Ge fraction respectively as compare to the Si PMOSFET. The increase of hot carrier effects in SiGe structure is due to higher impact ionization rate approximately an order of magnitude in SiGe as compared to Si.

The incorporation of Si-cap in the SiGe heterostructure enhanced the suppression of hot carrier injected into the gate. However the buried layer of Strained SiGe channel PMOSFET suppresses the impact ionization rate to a certain level of thickness. Beyond that impact ionization increases with the Ge content as verified by substrate current. On the other hand the increase of Ge content suppressed further the hot carrier injection into the gate due to higher valence band energy between the SiGe channel and the Si-cap.

As a thicker layer of p+SiGe in the drain region is fabricated in the Strained SiGe Source and Drain PMOSFET result shows an enhancement in the hot carrier effect. This is caused by a higher impact ionization rate in SiGe and also most area of impact ionization is covered as the thickness of SiGe layer is increased.

In the aspect of mobility, the high mobility SiGe channel PMOSFET enhanced further the hot carrier effects through the enhancement of current drive whereas hot

carrier effects decreases in the Strained SiGe Source and Drain PMOSFET despite setting a higher low field mobility in the p+ SiGe source and drain region. In fact the current drive in Strained SiGe Source and Drain PMOSFET is lower than Si Channel PMOSFET due to the valence band discontinuity that causes a higher barrier height for holes flowing from source to drain. This indicated that the hot carrier is also affected by current drive.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai
memenuhi keperluan untuk ijazah Master Sains

**KAJIAN KESAN PEMBAWA PANAS DALAM TRANSISTOR OXIDA
LOGAM KESAN MEDAN, STRUKTUR-HETERO SILICON GERMANIUM
SALURAN P**

Oleh

KENNY GAN CHYE SIONG

November 2004

Pengerusi : Roslina Mohd Sidek, Ph.D.

Fakulti : Kejuruteraan

Kajian kesan pembawa panas telah dibuat ke atas beberapa Transistor Oxida Logam Kesan Medan, Struktur-Hetero Silicon Germanium Saluran P (SiGe PMOSFET) seperti Terikan Saluran SiGe PMOSFET dan Terikan Punca dan Salir SiGe PMOSFET. Keputusannya dibandingkan dengan saluran Si PMOSFET.

Kesan pembawa panas dikaji dari aspek struktur bahan, struktur dan kelincahan via pengionan hentaman dan pembawa panas dapat dibuktikan oleh arus substrat dan arus get. Penyelakuan dibuat dengan menggunakan ATLA/BLAZE 2D.

Heterostruktur PMOSFET menunjukkan peningkatan kesan pembawa panas. Kesan ini telah dibuktikan oleh arus substrat yang menunjukkan peningkatan sebanyak 131% dalam struktur Terikan Saluran SiGe PMOSFET dan 199% dalam struktur Terikan

Punca dan Salir SiGe PMOSFET dengan peratusan Ge sebanayk 25% masing masing berbanding dengan Si PMOSFET. Punca peningkatan kesan pembawas panas adalah disebabkan oleh pengionan hentaman yang lebih tinggi sebanyak 10 kali dalam SiGe berbanding dengan Si.

Tetapi pengionan hentaman dapat dikurangkan apabila tukup-Si diendapkan ke atas kedua-dua heterostruktur SiGe PMOSFET. Namun pengurangan perngionan hentaman disebabkan lapisan terpendam SiGe mempunyai hadnya. Pengionan hentaman akan meningkat dengan penambahan Ge apabila had ini telah dibatasi. Kesan ini telah dibuktikan oleh arus substrat.

Untuk kesan pembawa panas yang melonjat ke atas gate, didapati pengionan hentaman berkurangan apabila peratusan Ge ditingkatkan. Hal sedemikian adalah disebabkan oleh tenaga jalur valensi yang lebih tinggi di antara lapisan terpendam SiGe dan tukup-Si yang dapat mengurangkan suntikan pembawa panas ke atas get.

Dalam struktur Terikan Punca dan Salir SiGe PMOSFET kesan pembawa panas meningkat apabila p+SiGe yang tebal dalam kawasan drain difabrikasikan. Dengan adanya p+SiGe yang lebih tebal, lebih banyak kawasan pengionan hentaman dapat diliputi seterusnya meningkatkan kesan pembawa panas.

Dari aspek kelincahan pula Terikan Saluran SiGe PMOSFET menunjukkan peningkatan dalam kesan pembawa panas apabila kebolehgerakan dinaikkan. Hal ini adalah berbeza dengan struktur Terikan Punca dan Salir SiGe PMOSFET. Walaupun kelincahan telah ditingkatkan dalam kawasan p+SiGe didapati kesan pembawa panas tidak meningkat sebaliknya berkurangan. Di samping itu didapati bahawa arus salir dalam struktur ini adalah kurang berbanding dengan Si PMOSFET disebabkan ketakselarangan dalam jalur valensi yang mengingkatkan ketinggian sawar untuk arus lubang mengalir dari sumber ke salir. Ini menunjukkan bahawa arus salir merupakan faktor yang penting dalam kesan pembawa panas.

ACKNOWLEDGEMENTS

This dissertation would not have been possible without close interactions and advice from numerous individuals.

First, I would like to express my extreme sense of gratitude and indebtedness to my supervisor, Dr. Roslina Mohd Sidek, En Rahman Wagiran and Dr. Syed Javaid Iqbal for their invaluable guidance, constructive suggestion and encouragement throughout the duration of the thesis.

My sincere gratitude goes to my supportive group of friends, staff and consultants of the Faculty of Engineering in giving me the opportunity to use the facilities of the Computer Laboratories and their efforts to help me out in many difficult and desperate situations.

Words cannot express my deepest appreciation to my family especially my parents and a very special friend of mine (H.T. Leong) for their undying love, support, prayers and encouragement which have enabled me to complete the project successfully. Thank you very much for believing in me!

Above all, I would like to thank God for giving me the strength and courage to finish this project.

I certify that an Examination Committee met on 9th November 2004 to conduct the final examination of Kenny Gan Chye Siong on his Master of Science thesis entitled “Hot Carrier Studies on Heterostructures Silicon Germanium P-Channel Metal Oxide Semiconductor Field Effect Transistor” in accordance with Universiti Pertanian Malaysia (Higher Degree) Act 1980 and Universiti Pertanian Malaysia (Higher Degree) Regulations 1981. The Committee recommends that the candidate be awarded the relevant degree. Members of the examination Committee are as follows:

Senan Mahmud Abdullah, Ph.D.

Associate Professor

Faculty of Engineering,

Universiti Putra Malaysia,

(Chairman)

Abdul Halim Shaari, Ph.D.

Professor

Faculty of Science,

Universiti Putra Malaysia,

(Internal Examiner)

Dr. Mohammad Hamiruce bin Marhaban, Ph.D.

Faculty of Engineering,

Universiti Putra Malaysia,

(Internal Examiner)

Burhanuddin Yeop Majlis, Ph.D.

Professor

Faculty of Engineering,

Universiti Kebangsaan Malaysia,

(Independent Examiner)

GULAM RUSUL RAHMAT ALI, Ph.D.

Professor/Deputy Dean

School of Graduate Studies

Universiti Putra Malaysia

Date:

This thesis submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfillment of the requirement for the degree of Master of Science. The members of the Supervisory Committee are as follows:

Roslina Mohd Sidek, Ph.D.

Faculty of Engineering
Universiti Putra Malaysia
(Chairman)

Rahman Wagiran, MSc.

Faculty of Engineering
University Putra Malaysia
(Member)

Syed Javaid Iqbal, Ph.D.

Faculty of Engineering
Universiti Putra Malaysia
(Member)

AINI IDERIS, Ph.D.

Professor/Dean
School of Graduate Studies
Universiti Putra Malaysia

Date:

DECLARATION

I hereby declare that the thesis is based on my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.

KENNY GAN CHYE SIONG

Date:

TABLE OF CONTENTS

	Page
ABSTRACT	ii
ABSTRAK	v
ACKNOWLEDGEMENTS	viii
APPROVAL	ix
DECLARATION	xi
LIST OF TABLES	xv
LIST OF FIGURES	xvi
LIST OF ABBREVIATIONS	xxi

CHAPTER

1 INTRODUCTION	
1.1 MOSFET	1
1.1.1 Electrical operation of MOSFET	1
1.1.2 Advancement of MOSFET technology	3
1.2 Silicon-Germanium MOSFET	4
1.3 The Reason for Studying Hot Carrier Effects	7
1.4 Objectives	7
2 LITERATURE REVIEW	
2.1 Properties of Silicon Germanium	9
2.1.1 Molecules Structures of SiGe	9
2.1.2 Energy Gap and Band Structure of SiGe	13
2.1.2 Mobility in Strained SiGe/Si Substrate	16
2.2 Hot Carrier in MOSFET Devices	20
2.2.1 Source of Hot Carriers	20
2.2.2 Hot Carrier Effects	21
2.2.3 Guidelines to Suppress the Hot Carrier Effects	23
2.2.4 Methods to Suppress Hot Carriers Effects	24
2.2.5 Increased Hot Carriers Effects	28
2.2.6 The Advantages of Hot Carrier Effects	33
2.2.7 Modeling for Hot Carrier Effects in MOSFETS	34

3.	METHODOLOGY	
3.1	Process Flow Chart for Designing and Simulating PMOSFETs Devices	40
3.2	ATLAS SILVACO TCAD Tools	42
3.2.1	ATLAS Inputs and Outputs	42
3.2.2	ATLAS Input Commands	43
3.2.3	ATLAS Physical Models	44
3.2.4	ATLAS Numerical Solution Techniques	45
3.2.5	ATLAS Electrical Analysis Solution	45
3.3	Various Structures of PMOSFET Design	45
3.4	Simulation	47
3.4.1	Material Parameters for $\text{Si}_{1-x}\text{Ge}_x$	47
3.4.2	Physical Models	49
3.4.3	Electrical Analysis	54
3.4.4	DC Characteristic	54
3.4.5	Hot Carrier Characteristic	58
4	RESULTS AND DISCUSSION	
4.1	Structures Analysis	60
4.1.1	Mesh structures	64
4.1.2	Doping Profile	64
4.1.3	Critical Thickness of Strained SiGe layer	66
4.1.4	Silicon Cap Layer	66
4.2	Band Diagram	67
4.3	Gate Characteristic	69
4.4	Drain Characteristic	71
4.5	Hot Carrier Characteristic	74
4.5.1	Hot Carrier Effects Dependent on Device Scaling	75
4.5.2	Hot Carrier Effects Dependent on Drain Voltage	77
4.5.3	Hot Carrier Effects Dependent on Substrate Doping	78
4.5.4	Hot Carrier Effects Dependent on Material and Structure of MOSFETs	83
4.5.5	Hot Carrier Effects Dependent on Ge fraction	93
4.5.5	Hot Carrier Effects Dependent on junction depth of drain in Strained SiGe Source and Drain PMOSFET	98
4.5.6	Hot Carrier Effects Dependent on Carrier Mobility	100

5. CONCLUSION	
5.1 Conclusion	108
5.2 Further Work	114
REFERENCE	115
APPENDICES	118
BIODATA OF THE AUTHOR	148