Simple Search:

Design of an Ultra High Speed AES Processor for Next Generation IT Security.


Citation

Aris, Ishak and Ali, Liakot and Hossain, Fakri Sharif and Roy, Niranjan (2011) Design of an Ultra High Speed AES Processor for Next Generation IT Security. International Journal of Computer and Electrical Engineering, 37 (6). pp. 1160-1170. ISSN 0045-7906

Abstract / Synopsis

The Advanced Encryption Standard (AES) has added new dimension to cryptography with its potentials of safeguarding the IT systems. This paper presents the design of an ultra high speed AES processor to generate cryptographically secured information at a rate of multi-ten Gbps. The proposed design addresses the next generation IT security requirements: the resistance against all crypto-analytical attacks and high speed with low latency. This work optimizes AES algorithm to eliminate algebraic operations from the datapath, which contributes to achieve ultra high speed and to reduce the latency. The AES processor is designed using Verilog HDL and then simulated using FPGA platform. The performance of the processor is compared with that of other researchers in terms of speed and latency, which shows its superiority over them. The soft core can be reused to convert it to ASIC to achieve much better performance.


Download File

[img]
Preview
PDF (Abstract)
Design of an Ultra High Speed AES Processor for Next Generation IT Security.pdf

Download (84kB) | Preview

Additional Metadata

Item Type: Article
Divisions: Faculty of Engineering
DOI Number: 10.1016/j.compeleceng.2011.06.003
Depositing User: Muizzudin Kaspol
Date Deposited: 03 Oct 2014 11:33
Last Modified: 08 Oct 2015 09:37
Altmetrics: http://www.altmetric.com/details.php?domain=psasir.upm.edu.my&doi=10.1016/j.compeleceng.2011.06.003
URI: http://psasir.upm.edu.my/id/eprint/23318
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item