Keyword Search:

70-Gb/s amplitude-shift-keyed system with 10-GHz clock recovery circuit using duty cycle division multiplexing

Mahdiraji, Ghafour Amouzad, Abdullah, Mohamad Khazani, Mokhtar, Makhfudzah, Mohammadi, Amin Malek, Abas, Ahmad Fauzi, Mohd Basir, Safuraa and Raja Abdullah, Raja Syamsul Azmir (2010) 70-Gb/s amplitude-shift-keyed system with 10-GHz clock recovery circuit using duty cycle division multiplexing. Photonic Network Communications, 19 (3). pp. 233-239. ISSN 1387-974X

Full text not available from this repository.

Abstract

The performance of ASK over DCDM for up to seven channels is reported. The aggregate bit rate of 70 Gb/s is achieved with only 160-GHz modulation bandwidth. The clock and data recovery are realized at 10-GHz clock rate, which is very economic and efficient. At 7 × 10 Gb/s, the worst receiver sensitivity of−10 dBm, OSNR of 41.5 dB and chromatic dispersion tolerance of ±17 ps/nm are achieved. Whereas, for the best channel, the receiver sensitivity,OSNR, and chromatic dispersion tolerance are −23.5dBm, 29dB, and ±36 ps/nm, respectively.

Item Type:Article
Keyword:Optical communications, Multiplexing, Duty cycle
Faculty or Institute:Faculty of Engineering
Publisher:Springerlink
DOI Number:10.1007/s11107-009-0228-4
Altmetrics:http://www.altmetric.com/details.php?domain=psasir.upm.edu.my&doi=10.1007/s11107-009-0228-4
ID Code:11439
Deposited By: Anas Yahaya
Deposited On:31 Mar 2011 10:22
Last Modified:31 Mar 2011 10:29

Repository Staff Only: Edit item detail

Document Download Statistics

This item has been downloaded for since 31 Mar 2011 10:22.

View statistics for "70-Gb/s amplitude-shift-keyed system with 10-GHz clock recovery circuit using duty cycle division multiplexing"